2009 International Symposium on System-on-Chip最新文献

Minimizing area costs in GPS applications on a programmable DSP by code compression 通过代码压缩最小化GPS应用在可编程DSP上的面积成本

2009 International Symposium on System-on-Chip Pub Date : 2009-10-05 DOI: 10.1109/SOCC.2009.5335669

Piia Saastamoinen, J. Nurmi, I. Saastamoinen, Mikko Laiho

引用次数: 3

Simultaneous PVT-tolerant voltage-island formation and core placement for thousand-core platforms 同时耐受pvt的电压岛形成和千芯平台的磁芯放置

2009 International Symposium on System-on-Chip Pub Date : 2009-10-05 DOI: 10.1109/SOCC.2009.5335688

S. Majzoub, R. Saleh, S. Wilton, R. Ward

引用次数: 4

Soft NMR: Exploiting statistics for energy-efficiency 软核磁共振:利用统计能源效率

2009 International Symposium on System-on-Chip Pub Date : 2009-10-05 DOI: 10.1109/SOCC.2009.5335677

Eric P. Kim, R. Abdallah, Naresh R Shanbhag

引用次数: 9

Mapping of the FFT on a reconfigurable architecture targeted to SDR applications FFT在针对SDR应用的可重构架构上的映射

2009 International Symposium on System-on-Chip Pub Date : 2009-10-05 DOI: 10.1109/SOCC.2009.5335655

F. Garzia, Roberto Airoldi, J. Nurmi, Carmelo Giliberto, C. Brunelli

引用次数: 8

Parameterizing simulated annealing for distributing Kahn Process Networks on multiprocessor SoCs 多处理器soc上分布Kahn过程网络的参数化模拟退火

2009 International Symposium on System-on-Chip Pub Date : 2009-10-05 DOI: 10.1109/SOCC.2009.5335683

Heikki Orsila, E. Salminen, T. Hämäläinen

{"title":"Parameterizing simulated annealing for distributing Kahn Process Networks on multiprocessor SoCs","authors":"Heikki Orsila, E. Salminen, T. Hämäläinen","doi":"10.1109/SOCC.2009.5335683","DOIUrl":"https://doi.org/10.1109/SOCC.2009.5335683","url":null,"abstract":"Mapping an application on multiprocessor system-on-chip (MPSoC) is a crucial step in architecture exploration. The problem is to minimize optimization effort and application execution time. Simulated annealing (SA) is a versatile algorithm for hard optimization problems, such as task distribution on MPSoCs. We propose an improved automatic parameter selection method for SA to save optimization effort. The method determines a proper annealing schedule and transition probabilities for SA, which makes the algorithm scalable with respect to application and platform size. Applications are modeled as Kahn process networks (KPNs). The method was improved to optimize KPNs and save optimization effort by doing sensitivity analysis for processes. The method is validated by mapping 16 to 256 node KPNs onto an MPSoC. We optimized 150 KPNs for 3 architectures. The method saves over half the optimization time and loses only 0.3% in performance to non-automated SA. Results are compared to non-automated SA, Group migration, random mapping and brute force algorithms. Global optimum solution are obtained by brute force and compared to our heuristics. Global optimum convergence for KPNs has not been reported before. We show that 35% of optimization runs reach within 5% of the global optimum. In one of the selected problems global optimum is reached in as many as 37% of optimization runs. Results show large variations between KPNs generated with different parameters. Cyclic graphs are found to be harder to parallelize than acyclic graphs.","PeriodicalId":389625,"journal":{"name":"2009 International Symposium on System-on-Chip","volume":"6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-10-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128757937","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 27

Automated instrumentation of FPGA-based systems for system-level transaction monitoring 用于系统级事务监控的基于fpga系统的自动仪表

2009 International Symposium on System-on-Chip Pub Date : 2009-10-05 DOI: 10.1109/SOCC.2009.5335653

P. McKechnie, Michaela Blott, W. Vanderbauwhede

引用次数: 0

Energy and bandwidth aware mapping of IPs onto regular NoC architectures using Multi-Objective Genetic Algorithms 使用多目标遗传算法的ip到常规NoC架构的能量和带宽感知映射

2009 International Symposium on System-on-Chip Pub Date : 2009-10-05 DOI: 10.1109/SOCC.2009.5335684

K. Bhardwaj, R. Jena

引用次数: 28

System architecture for 3GPP LTE modem using a programmable baseband processor 采用可编程基带处理器的3GPP LTE调制解调器系统架构

2009 International Symposium on System-on-Chip Pub Date : 2009-10-05 DOI: 10.4018/jertcs.2010070103

Di Wu, J. Eilert, R. Asghar, Dake Liu, A. Nilsson, E. Tell, Eric Alfredsson

引用次数: 26

Analysis of memory access optimization for motion compensation frames in MPEG-4 MPEG-4中运动补偿帧的存储器访问优化分析

2009 International Symposium on System-on-Chip Pub Date : 2009-10-05 DOI: 10.1109/SOCC.2009.5335666

Haitham Habli, J. Lilius, Johan Ersfolk

引用次数: 2

Physical realization oriented area-power-delay tradeoff exploration 面向物理实现的面积-功率延迟权衡探索

2009 International Symposium on System-on-Chip Pub Date : 2009-10-05 DOI: 10.1109/SOCC.2009.5335681

V. Gierenz, C. Panis, J. Nurmi

引用次数: 1