2010 International SoC Design Conference最新文献_第4页

Effective workload reduction for early-stage power estimation 有效减少早期功率估计的工作量

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682939

S. Raghunath, Byeong Kil Lee

{"title":"Effective workload reduction for early-stage power estimation","authors":"S. Raghunath, Byeong Kil Lee","doi":"10.1109/SOCDC.2010.5682939","DOIUrl":"https://doi.org/10.1109/SOCDC.2010.5682939","url":null,"abstract":"In today's information technology trends, all kinds of digital and multimedia technologies are converging into single mobile internet devices (MID). This digital convergence trend is being accelerated by deep sub-micron technology and the concept of system-on-chip design. In SoC design, reconfigurable soft-IPs are widely used than the hard-IPs to obtain more optimized design toward a system or platform. To decide optimized configuration of the soft-IPs, early-stage design exploration is required. Also, choosing appropriate workloads and workload reduction methodology are very crucial for accurate and fast estimation in design exploration. In this paper, we propose a methodology to reduce the amount of workloads used for early-stage power estimation. We explore two scenarios in our analysis for effective workload reduction: (i) instruction-distribution-based workload reduction; (ii) demand-based workload reduction. Based on our experiment, power estimation with the reduced-workload shows more accurate and faster than with conventional reduction method (Simpoint). We conclude that workload reduction technologies which are customized for demanded performance metric are highly required for effective and faster performance evaluation at each design stage — especially in SoC design.","PeriodicalId":380183,"journal":{"name":"2010 International SoC Design Conference","volume":"13 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116295854","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 8

A novel method for oscillation canceling of CMOS opeational amplifires using Posicast 一种利用Posicast消除CMOS运算放大器振荡的新方法

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682883

M. Rasoulzadeh, M. Ghaznavi-Ghoushchi

引用次数: 4

A PVT tolerant BPF using turn-off MOSFET for bio applications in 0.13μm CMOS 用于0.13μm CMOS生物应用的关断型MOSFET耐PVT BPF

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682882

Kangyeop Choo, Woojae Lee, Seonghwan Cho

引用次数: 3

An ASIP approach for motion estimation reusing resources for H.264 intra prediction 基于H.264帧内预测资源复用的运动估计ASIP方法

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682942

Ingoo Heo, Sanghyun Park, Jinyong Lee, Y. Paek

{"title":"An ASIP approach for motion estimation reusing resources for H.264 intra prediction","authors":"Ingoo Heo, Sanghyun Park, Jinyong Lee, Y. Paek","doi":"10.1109/SOCDC.2010.5682942","DOIUrl":"https://doi.org/10.1109/SOCDC.2010.5682942","url":null,"abstract":"For high video quality and high compression rate, H.264, the latest standard of video compression, is widely used. Motion estimation is well known application that reduces temporal redundancy and the most computation-intensive part of the standard. In order to improve the performance of motion estimation, various approaches were suggested, such as novel motion estimation algorithms, Application Specific Integrated Circuit(ASIC)s and Application Specific Instruction set Processor(ASIP)s. Among them, ASIP approach became popular because it can narrow the gap between ASICs and General Purpose programmable Processors (GPP) in terms of performance, power, cost and flexibility. ASIP gains flexibility since it is based on programmable processor, and reasonable performance by adding application specific instructions. In this paper, we introduce an ASIP for motion estimation inherited from our previous ASIP for H.264 intra prediction [5]. The proposed ASIP design shows sufficient throughput for QCIF format using Three Step Search(TSS) algorithm and little area increase about 11% compared to [5] while H.264 intra prediction is still enabled.","PeriodicalId":380183,"journal":{"name":"2010 International SoC Design Conference","volume":"2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129651775","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 6

Impact of low-doped substrate areas on the reliability of circuits subject to EFT events 低掺杂衬底面积对EFT事件下电路可靠性的影响

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682984

R. Secareanu, O. Hartin, J. Feddeler, R. Moseley, J. Shepherd, B. Vrignon, Jian Yang, Qiang Li, Hongwei Zhao, Waley Li, Linpeng Wei, E. Salman, Richard Wang, D. Blomberg, P. Parris

引用次数: 2

All MOS transistors bandgap reference using chopper stabilization technique 所有MOS晶体管带隙参考采用斩波稳定化技术

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682897

H. Roh, J. Roh, Q. Z. D. Duanquanzhen

引用次数: 9

A 160MHz 4-bit pipeline multiplier using charge recovery logic technology 使用电荷恢复逻辑技术的160MHz 4位管道乘法器

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682955

Yimeng Zhang, Leona Okamura, Nan Wang, T. Yoshihara

引用次数: 0

A novel dead-time generation method of clock generator for resonant power transfer system 谐振式输电系统时钟发生器死区产生新方法

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682976

Seong-Wha Hong, HongJin Kim, Kangyoon Lee, Jeongin Cheon, Dae-Hoon Han

引用次数: 3

Design of weighted interpolation circuit using supplementary filter 利用补充滤波器的加权插值电路的设计

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682956

Chang-Ha Jeon, Jae-Kyung Lee, Dong-Hyun Seo, Jeong-Hun Kim, Jin-Gyun Chung, Chul-Dong Lee

引用次数: 0

An area efficient programmable built-in self-test for embedded memories using an extended address counter 一个区域有效的可编程内置自检嵌入式存储器使用扩展地址计数器

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682974

K. Park, Joohwan Lee, Sungho Kang

引用次数: 2