发布求助
文献互助 智能选刊 最新文献

2021 28th International Conference on Mixed Design of Integrated Circuits and System最新文献

筛选
英文 中文
Simulation and Modeling Methodologies: Enabler for Neuromorphic Computing Applications 模拟和建模方法:神经形态计算应用的推动者
2021 28th International Conference on Mixed Design of Integrated Circuits and System Pub Date : 2021-06-24 DOI: 10.23919/MIXDES52406.2021.9497594
M. Schwarz
{"title":"Simulation and Modeling Methodologies: Enabler for Neuromorphic Computing Applications","authors":"M. Schwarz","doi":"10.23919/MIXDES52406.2021.9497594","DOIUrl":"https://doi.org/10.23919/MIXDES52406.2021.9497594","url":null,"abstract":"Neuromorphic computing is of worldwide interest. Compared to the von Neumann’s computer architecture, neuromorphic systems offer advantages and novel approaches for artificial intelligence problems to be solved. Inspired by biology, neuromorphic systems adopt the theory of the human brain modeling by implementing neurons and synapses with the help electronic devices and circuits. Many researchers developed new algorithms, learning approaches, models, etc., implement them into hardware to explore the neuromorphic system. However, many of the promising approaches concentrate on the realization not taking into account the feasibility for industrial or consumer application of the various concepts.Here, simulation and modeling methodologies are discussed with a bench of examples of different applications from well know domains, e.g. MEMS, IC, etc. An overview is given where and when the different approaches/methodologies makes sense, starting from scratch towards predictive simulations for detailed analysis and the needs for realization in mass production. Afterwards, discussion is continued towards neuromorphic computing systems. In this paper we would like to draw the attention of the reader why it makes sense to use the support of such methods and why it is so important to push the development of simulation and modeling for neuromorphic computing systems.","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127714752","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Comparison of the Usefulness of Selected Thermo-sensitive Parameters of Power MOSFETs 功率mosfet所选热敏参数的有效性比较
2021 28th International Conference on Mixed Design of Integrated Circuits and System Pub Date : 2021-06-24 DOI: 10.23919/MIXDES52406.2021.9497563
K. Górecki, K. Posobkiewicz
{"title":"Comparison of the Usefulness of Selected Thermo-sensitive Parameters of Power MOSFETs","authors":"K. Górecki, K. Posobkiewicz","doi":"10.23919/MIXDES52406.2021.9497563","DOIUrl":"https://doi.org/10.23919/MIXDES52406.2021.9497563","url":null,"abstract":"The paper analyses the usefulness of selected thermo-sensitive parameters (TSP) in measuring thermal resistance of power MOS transistors. Three TSPs were considered: threshold voltage, voltage at the forward biased drain-substrate junction and voltage between the drain and the source of the transistor operating in the linear range. For each of the mentioned TSPs, thermometric characteristics were measured at selected current values. The linear range of each of the measured characteristics was discussed. An analysis of the measurement error of thermal resistance of a selected power MOS transistor was carried out using each of the considered TSPs. The results of thermal resistance measurements performed using the considered TSPs and a thermoresistor were compared and discussed.","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"26 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126689823","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Modeling and Simulation of Charge Trapping in 1/f Noise, RTN and BTI: from Devices to Circuits 1/f噪声、RTN和BTI中电荷捕获的建模与仿真:从器件到电路
2021 28th International Conference on Mixed Design of Integrated Circuits and System Pub Date : 2021-06-24 DOI: 10.23919/MIXDES52406.2021.9497643
G. Wirth
{"title":"Modeling and Simulation of Charge Trapping in 1/f Noise, RTN and BTI: from Devices to Circuits","authors":"G. Wirth","doi":"10.23919/MIXDES52406.2021.9497643","DOIUrl":"https://doi.org/10.23919/MIXDES52406.2021.9497643","url":null,"abstract":"Modeling and simulation of charge trapping is discussed in the context of random telegraph noise (RTN), bias temperature instability (BTI) and low-frequency noise (1/f noise), aiming unified compact modeling. Analytical formulations for 1/f noise (frequency domain), RTN (time domain) and BTI have been derived, using a single modeling framework, where model parameters are the same in frequency and time domain. The area scaling of 1/f noise, RTN and BTI is discussed in detail, as well as its variability among devices that by design should be identical. The modeling addresses the time dependent variability in the electrical behavior of devices and circuits.","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"22 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131725267","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Section S1: Compact Modeling for Semiconductor Device, Sensor and IC Design 第S1部分:半导体器件、传感器和集成电路设计的紧凑建模
2021 28th International Conference on Mixed Design of Integrated Circuits and System Pub Date : 2021-06-24 DOI: 10.23919/mixdes52406.2021.9497577
{"title":"Section S1: Compact Modeling for Semiconductor Device, Sensor and IC Design","authors":"","doi":"10.23919/mixdes52406.2021.9497577","DOIUrl":"https://doi.org/10.23919/mixdes52406.2021.9497577","url":null,"abstract":"","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"86 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132065144","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Section 4: Power Electronics 第4节:电力电子
2021 28th International Conference on Mixed Design of Integrated Circuits and System Pub Date : 2021-06-24 DOI: 10.23919/mixdes52406.2021.9497579
{"title":"Section 4: Power Electronics","authors":"","doi":"10.23919/mixdes52406.2021.9497579","DOIUrl":"https://doi.org/10.23919/mixdes52406.2021.9497579","url":null,"abstract":"","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"13 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133960601","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Compact Analytical Model of Nanowire Junctionless ISFET 纳米线无结ISFET的紧凑解析模型
2021 28th International Conference on Mixed Design of Integrated Circuits and System Pub Date : 2021-06-24 DOI: 10.23919/MIXDES52406.2021.9497641
A. Yesayan, J. Sallese
{"title":"Compact Analytical Model of Nanowire Junctionless ISFET","authors":"A. Yesayan, J. Sallese","doi":"10.23919/MIXDES52406.2021.9497641","DOIUrl":"https://doi.org/10.23919/MIXDES52406.2021.9497641","url":null,"abstract":"In this work, we present a simple compact model for junctionless ion-sensitive FETs (JL ISFET) operating in depletion. The sensitivity dependence on nanowire physical and geometrical parameters are discussed as guidelines for the device optimization. The model validation with COMSOL Multiphysics simulations is presented.","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"54 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134115595","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Modelling of First- and Second-order Chemical Reactions on ARUZ – Massively-parallel FPGA-based Machine 基于ARUZ -大规模并行fpga的机器上一、二级化学反应的建模
2021 28th International Conference on Mixed Design of Integrated Circuits and System Pub Date : 2021-06-24 DOI: 10.23919/MIXDES52406.2021.9497601
Piotr Amrozik, K. Hałagan, K. Rudnicki
{"title":"Modelling of First- and Second-order Chemical Reactions on ARUZ – Massively-parallel FPGA-based Machine","authors":"Piotr Amrozik, K. Hałagan, K. Rudnicki","doi":"10.23919/MIXDES52406.2021.9497601","DOIUrl":"https://doi.org/10.23919/MIXDES52406.2021.9497601","url":null,"abstract":"ARUZ (Analizator Rzeczywistych Układów Złożonych, Analyser of Real Complex Systems) is a massively parallel FPGA-based simulator located at BioNanoPark Lodz. This machine has been designed to reflect the Dynamic Lattice Liquid (DLL) algorithm in hardware. In this paper, FPGA implementation details are presented for DLL functionality extension. This extension allows to simulate simple chemical reactions of first and second order realized in a parallel approach.","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"37 5 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132850614","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Implementation of Coprocessor for Integer Multiple Precision Arithmetic on Zynq Ultrascale+ MPSoC 整数多精度算法协处理器在Zynq Ultrascale+ MPSoC上的实现
2021 28th International Conference on Mixed Design of Integrated Circuits and System Pub Date : 2021-06-24 DOI: 10.23919/MIXDES52406.2021.9497554
T. Stefański, K. Rudnicki, Wojciech Zebrowski
{"title":"Implementation of Coprocessor for Integer Multiple Precision Arithmetic on Zynq Ultrascale+ MPSoC","authors":"T. Stefański, K. Rudnicki, Wojciech Zebrowski","doi":"10.23919/MIXDES52406.2021.9497554","DOIUrl":"https://doi.org/10.23919/MIXDES52406.2021.9497554","url":null,"abstract":"Recently, we have opened the source code of coprocessor for multiple-precision arithmetic (MPA). In this contribution, the implementation and benchmarking results for this MPA coprocessor are presented on modern Zynq Ultrascale+ multiprocessor system on chip, which combines field-programmable gate array with quad-core ARM Cortex-A53 64-bit central processing unit (CPU). In our benchmark, a single coprocessor can be up to 4.5 times faster than a single CPU core within the same chip emulating MPA using a software library.","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114276989","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
[Title page] (标题页)
2021 28th International Conference on Mixed Design of Integrated Circuits and System Pub Date : 2021-06-24 DOI: 10.23919/mixdes52406.2021.9497506
{"title":"[Title page]","authors":"","doi":"10.23919/mixdes52406.2021.9497506","DOIUrl":"https://doi.org/10.23919/mixdes52406.2021.9497506","url":null,"abstract":"","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"485 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123036224","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A W-band SiGe BiCMOS I/Q Receiver with Tunable Conversion Gain for Radar Applications 一种可调转换增益的w波段SiGe BiCMOS I/Q接收机
2021 28th International Conference on Mixed Design of Integrated Circuits and System Pub Date : 2021-06-24 DOI: 10.23919/MIXDES52406.2021.9497528
M. Kucharski, M. Widlok, P. Bajurko, R. Piesiewicz
{"title":"A W-band SiGe BiCMOS I/Q Receiver with Tunable Conversion Gain for Radar Applications","authors":"M. Kucharski, M. Widlok, P. Bajurko, R. Piesiewicz","doi":"10.23919/MIXDES52406.2021.9497528","DOIUrl":"https://doi.org/10.23919/MIXDES52406.2021.9497528","url":null,"abstract":"This paper presents an 89–102 GHz I/Q receiver (RX) containing an LO frequency multiplying chain (×4) manufactured in SiGe BiCMOS technology. The RX entails a two-stage low-noise amplifier (LNA) followed by a lumped version of Wilkinson power splitter to feed two mixers driven by LO signals shifted by 90 degrees. Quadrature LO signals are generated using a reduced-size branchline coupler. The mixing stage enables conversion gain (CG) tuning in 13.2–26.8 dB range at 94 GHz by means of pMOS transistors biased in triode region. The RX provides 13GHz 3-dB bandwidth with peak CG of 26.8 dB and NF of 11.7 dB consuming 80mA from 3.3V supply. The chip occupies 1.07mm2 silicon area.","PeriodicalId":375541,"journal":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2021-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130755709","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信