VLSI Design, Automation and Test(VLSI-DAT)最新文献_第8页

Diagnosing timing related cell internal defects for FinFET technology FinFET技术中定时相关单元内部缺陷的诊断

VLSI Design, Automation and Test(VLSI-DAT) Pub Date : 2015-04-27 DOI: 10.1109/VLSI-DAT.2015.7114547

Huaxing Tang, Ting-Pu Tai, Wu-Tung Cheng, B. Benware, F. Hapke

引用次数: 9

ROBDD-based area minimization synthesis for reconfigurable single-electron transistor arrays 基于robdd的可重构单电子晶体管阵列面积最小化合成

VLSI Design, Automation and Test(VLSI-DAT) Pub Date : 2015-04-27 DOI: 10.1109/VLSI-DAT.2015.7114494

Yi-Hang Chen, Yang-Wen Chen, Juinn-Dar Huang

{"title":"ROBDD-based area minimization synthesis for reconfigurable single-electron transistor arrays","authors":"Yi-Hang Chen, Yang-Wen Chen, Juinn-Dar Huang","doi":"10.1109/VLSI-DAT.2015.7114494","DOIUrl":"https://doi.org/10.1109/VLSI-DAT.2015.7114494","url":null,"abstract":"The power dissipation has become a crucial issue for most electronic circuit and system designs nowadays when fabrication processes exploit even deeper submicron technology. In particular, leakage power is becoming a dominant source of power consumption. In recent years, the reconfigurable single-electron transistor (SET) array has been proposed as an emerging circuit design style for continuing Moore's Law due to its ultra-low power consumption. Several automated synthesis techniques for area minimization have been developed for the reconfigurable SET array in the past few years. Nevertheless, most of those existing methods focus on variable and product term reordering during SET mapping. In fact, minimizing the number of product terms can greatly reduce the area as well, which has not been well addressed before. In this paper, we propose a dynamic shifting based variable ordering algorithm that can minimize the number of disjoint sum-of-product terms extracted from the given ROBDD. Experimental results show that the proposed method can achieve an area reduction of up to 49% as compared to current state-of-the-art techniques.","PeriodicalId":369130,"journal":{"name":"VLSI Design, Automation and Test(VLSI-DAT)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132491891","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 5

Trinocular adaptive window size disparity estimation algorithm and its real-time hardware 三视自适应窗大小视差估计算法及其实时硬件

VLSI Design, Automation and Test(VLSI-DAT) Pub Date : 2015-04-27 DOI: 10.1109/VLSI-DAT.2015.7114525

Abdulkadir Akin, Raffaele Capoccia, Jonathan Narinx, I. Baz, A. Schmid, Y. Leblebici

引用次数: 13

Routability-driven floorplanning algorithm for mixed-size modules with fixed-outline constraint 具有固定轮廓约束的混合大小模块的可达性驱动平面规划算法

VLSI Design, Automation and Test(VLSI-DAT) Pub Date : 2015-04-27 DOI: 10.1109/VLSI-DAT.2015.7114531

Jai-Ming Lin, Chih-Yao Hu, Kai-Chung Chan

引用次数: 2

Design of near-threshold microcontroller for wireless sensing applications 面向无线传感应用的近阈值微控制器设计

VLSI Design, Automation and Test(VLSI-DAT) Pub Date : 2015-04-27 DOI: 10.1109/VLSI-DAT.2015.7114497

Wei-Xiang Tang, Keng-Yu Lin, Po-Han Haung

引用次数: 0

An impact of process variation on supply voltage dependence of logic path delay variation

VLSI Design, Automation and Test(VLSI-DAT) Pub Date : 2015-04-27 DOI: 10.1109/VLSI-DAT.2015.7114534

S. Nishizawa, T. Ishihara, H. Onodera

引用次数: 1

A first-order low distortion sigma-delta modulator using split DWA technique and SAR quantizer 一阶低失真σ - δ调制器，采用分割DWA技术和SAR量化器

VLSI Design, Automation and Test(VLSI-DAT) Pub Date : 2015-04-27 DOI: 10.1109/VLSI-DAT.2015.7114518

Tien-Feng Hsu, Chun-Po Huang, I-Jen Chao, Soon-Jyh Chang

引用次数: 1

A 802.15.3c/802.11ad dual mode phase noise cancellation for 60 GHz communication systems 802.15.3c/802.11ad双模相位噪声消除60ghz通信系统

VLSI Design, Automation and Test(VLSI-DAT) Pub Date : 2015-04-27 DOI: 10.1109/VLSI-DAT.2015.7114575

Liang-Yu Huang, Chia-Yi Wu, Chun-Yi Liu, Wei-Chang Liu, Chih-Feng Wu, S. Jou

引用次数: 6

Adaptive granularity and coordinated management for timely prefetching in multi-core systems 多核系统中及时预取的自适应粒度和协调管理

VLSI Design, Automation and Test(VLSI-DAT) Pub Date : 2015-04-27 DOI: 10.1109/VLSI-DAT.2015.7114578

Chia-Jung Chang, Yin-Chi Peng, Chien-Chih Chen, Tien-Fu Chen, P. Yew

引用次数: 0

Semiconductor specialty technologies in IOT era 物联网时代的半导体专业技术

VLSI Design, Automation and Test(VLSI-DAT) Pub Date : 2015-04-27 DOI: 10.1109/VLSI-TSA.2015.7117543

H. Tuan

引用次数: 0