2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)最新文献_第2页

A 48 dBm peak power RF switch in SOI process for 5G mMIMO applications 用于5G mimo应用的SOI过程中48 dBm峰值功率射频开关

2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) Pub Date : 2019-01-01 DOI: 10.1109/SIRF.2019.8709096

Venkata N. K. Malladi, Monte Miller

引用次数: 6

A 28 GHz Static CML Frequency Divider with Back-Gate Tuning on 22-nm CMOS FD-SOI Technology 基于22nm CMOS FD-SOI技术的28 GHz静态CML分频器

2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) Pub Date : 2019-01-01 DOI: 10.1109/SIRF.2019.8709088

Mikko Hietanen, J. Aikio, Rehman Akbar, T. Rahkonen, Aarno Pärssinen

引用次数: 8

50GBit/s PAM-4 Driver Circuit Based on Variable Gain Distributed Power Combiner 基于可变增益分布式功率合成器的50GBit/s PAM-4驱动电路

2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) Pub Date : 2019-01-01 DOI: 10.1109/SIRF.2019.8709086

C. V. Vangerow, C. Bohn, H. Zwickel, C. Koos, T. Zwick

引用次数: 1

A Compact 24-32 GHz Linear Upconverting Mixer with -1.5 dBm OP1dB using 0.13-μ SiGe BiCMOS Process 采用0.13 μ SiGe BiCMOS工艺的-1.5 dBm OP1dB的紧凑型24-32 GHz线性上变频混频器

2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) Pub Date : 2019-01-01 DOI: 10.1109/SIRF.2019.8709097

J. Qayyum, J. Albrecht, A. Ulusoy

引用次数: 2

A 60 GHz 30.5% PAE Differential Stacked PA with Second Harmonic Control in 45 nm PD-SOI CMOS 基于45 nm PD-SOI CMOS的60ghz 30.5% PAE二阶谐波差分叠加放大器

2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) Pub Date : 2019-01-01 DOI: 10.1109/SIRF.2019.8709143

Radu Ciocovean, R. Weigel, A. Hagelauer, V. Issakov

引用次数: 4

A Constant Envelope Phase Modulator for 2.4 GHz WLAN Radio Polar Transmitters in 0.18 um CMOS 用于2.4 GHz无线局域网无线电极性发射器的0.18 um CMOS恒定包络相位调制器

2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) Pub Date : 2019-01-01 DOI: 10.1109/SIRF.2019.8709123

S. Arbabi, V. Rezaei, K. Entesari

{"title":"A Constant Envelope Phase Modulator for 2.4 GHz WLAN Radio Polar Transmitters in 0.18 um CMOS","authors":"S. Arbabi, V. Rezaei, K. Entesari","doi":"10.1109/SIRF.2019.8709123","DOIUrl":"https://doi.org/10.1109/SIRF.2019.8709123","url":null,"abstract":"This paper presents a digital phase modulator for a 2.4 GHz WLAN radio polar transmitter. It generates a constant envelope phase modulated signal suitable for a polar transmitter and supports a real-time wideband baseband digital signal. The phase modulator is based on an active vector-sum phase shifter with a 4 bit-DAC to generate binary weighted currents representing the digital input signal for I/Q branches and a 2-bit differential signed adder to vector-sum the quadrature currents and provide the phase at the output. With 6 control bits, 64 phase states with the resolution of 5.625$^{mathbf{o}}$ is achieved to cover the entire 360$^{mathbf{o}}$ phase range. To compensate for the output amplitude variations, I/Q currents are compensated for each phase state using a current correction block added to the DAC. The phase modulator is implemented in 0.18 um CMOS technology and measured with maximum baseband signal data rate for WLAN standard. The phase shifter output amplitude with the correction technique is approximately constant over the 64 states with maximum phase error of 1.45$^{mathbf{o}}$ and a maximum DNL of 0.257.","PeriodicalId":356507,"journal":{"name":"2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124119749","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

LC Tank Differential Inductor-Coupled Dual-Core 60 GHz Push-Push VCO in 45 nm RF-SOI CMOS Technology 45纳米RF-SOI CMOS技术的LC槽差分电感耦合双核60 GHz推推式压控振荡器

2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) Pub Date : 2019-01-01 DOI: 10.1109/SIRF.2019.8709120

J. Rimmelspacher, R. Weigel, A. Hagelauer, V. Issakov

引用次数: 3

Finite-element modelling of stress induced wafer warpage for a full BiCMOS process 全BiCMOS工艺应力致晶圆翘曲的有限元模拟

2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) Pub Date : 1900-01-01 DOI: 10.1109/SIRF.2019.8709125

Zhibo Cao, A. Göritz, M. Wietstruck, S. Wipf, A. Trusch, M. Kaynak

引用次数: 0

A Low-Power D-type Flip-flop with Active Inductor and Forward Body Biasing Techniques in 40-nm CMOS 采用有源电感和正向体偏置技术的40纳米CMOS低功耗d型触发器

2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) Pub Date : 1900-01-01 DOI: 10.1109/SIRF.2019.8709121

Yuan Liang, C. Boon, D. Kissinger, Yong Wang

引用次数: 3

A Digital Adjustable 60-GHz Integrated Sixport Receiver Front-End in a 130-nm BiCMOS Technology 基于130纳米BiCMOS技术的数字可调60 ghz集成六端口接收器前端

2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) Pub Date : 1900-01-01 DOI: 10.1109/SIRF.2019.8709117

M. Voelkel, R. Weigel, A. Hagelauer

引用次数: 1