发布求助
文献互助 智能选刊 最新文献

Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)最新文献

筛选
英文 中文
Hardware implementation of 128-bit symmetric cipher SEED 128位对称密码SEED的硬件实现
Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) Pub Date : 2000-08-28 DOI: 10.1109/APASIC.2000.896939
Young-ho Seo, Jong-Hyeon Kim, Dong-Wook Kim
{"title":"Hardware implementation of 128-bit symmetric cipher SEED","authors":"Young-ho Seo, Jong-Hyeon Kim, Dong-Wook Kim","doi":"10.1109/APASIC.2000.896939","DOIUrl":"https://doi.org/10.1109/APASIC.2000.896939","url":null,"abstract":"This paper presents a hardware implementation of SEED, which is a Korean standard 128-bit symmetric block cipher: the target of the design was FPGA, but SEED was designed technology-independently for other applications such as ASIC or core-based designs. Hence in the case of changing the target of design, it is not necessary to modify design or to need minor modification in order to reuse the design. The design consists of round key generation part, F-function part, control part and round process part. Since SEED algorithm requires a lot of hardware resources, each unit was designed only once, except S-Box, and operated sequentially. Therefore the number of gates was minimized and SEED algorithm was fitted in FPGA without additional components. Also it was confirmed that the rate of resource usage is about 80% in ALTERA 10 KE. The design was synthesized in SYNOPSYS synthesis tool using ALTERA 10 K library and was simulated in MAX+PLUSII FPGA tool. The SEED design operates in a clock frequency of 5 MHz and uses 145 clocks. So encryption rate is 4.4 Mbps.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"82 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115685715","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 11
A novel analog mirror type DLL suitable for low voltage operation with self-calibration method 一种适用于低压运行的新型自校准模拟镜式动态链接库
Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) Pub Date : 2000-08-28 DOI: 10.1109/APASIC.2000.896978
H. Akita, S. Eto, K. Isobe, K. Tsuchida, H. Toda, T. Seki
{"title":"A novel analog mirror type DLL suitable for low voltage operation with self-calibration method","authors":"H. Akita, S. Eto, K. Isobe, K. Tsuchida, H. Toda, T. Seki","doi":"10.1109/APASIC.2000.896978","DOIUrl":"https://doi.org/10.1109/APASIC.2000.896978","url":null,"abstract":"A new architecture of the analog mirror type DLL has been developed. A dynamic comparator and self-calibration feedback loop are employed. The operation error of less than 50ps is confirmed under the condition of 1.6V supply voltage and 1.4V internal voltage. The proposed circuit is suitable for low-voltage and high-speed applications.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"57 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"120963545","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A programmable sensor signal conditioning LSI 一种可编程传感器信号调理LSI
Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) Pub Date : 2000-08-28 DOI: 10.1109/APASIC.2000.896920
F. Murabayashi, M. Matsumoto, K. Hanzawa, T. Yamauchi, K. Sakurai, H. Yamada, S. Shimada, A. Miyazaki
{"title":"A programmable sensor signal conditioning LSI","authors":"F. Murabayashi, M. Matsumoto, K. Hanzawa, T. Yamauchi, K. Sakurai, H. Yamada, S. Shimada, A. Miyazaki","doi":"10.1109/APASIC.2000.896920","DOIUrl":"https://doi.org/10.1109/APASIC.2000.896920","url":null,"abstract":"A programmable sensor signal conditioning LSI has a programmable interface circuit to input various signals and has a wide signal range from 10 mV to 2 V. The LSI can calibrate errors of various sensors transfer within 0.5% accuracy in a wide signal range. The signal conditioning LSI has three main modules, that is a sigma-delta AD-converter, a high reliability EPROM, and a 16 bit signal conditioning DSP. The sigma-delta AD-converter has a programmable interface and 10 /spl mu/V minimum resolution. Information determining the input signal range and calibration data are stored in a high reliability EPROM which has a redundant cell architecture. These modules have been integrated in a 0.8 /spl mu/m CMOS process and the chip is 4.3 mm/spl times/4.7 mm.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"450 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125802365","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
A 4-way VLIW embedded processor and its companion chip 一种4路VLIW嵌入式处理器及其配套芯片
Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) Pub Date : 2000-08-28 DOI: 10.1109/APASIC.2000.896984
Y. Hirose, M. Saito, Hiroyuki Utsumi, Toshiaki Saruwatari, A. Suga, T. Sukemura, H. Takahashi, H. Miyake, Y. Takebe, M. Kimura, H. Okano, Masayuki Tsuji, T. Satoh, T. Katayama
{"title":"A 4-way VLIW embedded processor and its companion chip","authors":"Y. Hirose, M. Saito, Hiroyuki Utsumi, Toshiaki Saruwatari, A. Suga, T. Sukemura, H. Takahashi, H. Miyake, Y. Takebe, M. Kimura, H. Okano, Masayuki Tsuji, T. Satoh, T. Katayama","doi":"10.1109/APASIC.2000.896984","DOIUrl":"https://doi.org/10.1109/APASIC.2000.896984","url":null,"abstract":"A 4-way VLIW microprocessor based on an improved VLIW architecture is developed for embedded application in a 0.18 /spl mu/m 5-layer-metal CMOS process. This processor equips a 2-way integer pipeline and a 2-way floating/media pipeline. Each floating pipeline and media pipeline has 2-parallel and 4-parallel SIMD mechanisms, respectively. The processor equips separate instruction and data caches; each of 16 KB size and 4-way set associative. 6.7 M transistors are integrated in an area of 7.5 mm/spl times/7.5 mm. We also developed companion chip which is used together with the processor. Companion chip is fabricated using a 0.25 /spl mu/m 4-layer-metal CMOS process.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"46 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121426299","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Bi-directional current-mode multiple input maximum circuit 双向电流模多输入最大电路
Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) Pub Date : 2000-08-28 DOI: 10.1109/APASIC.2000.896903
Gwo-Jeng Yu, Bin-Da Liu, Chun-Yueh Huang
{"title":"Bi-directional current-mode multiple input maximum circuit","authors":"Gwo-Jeng Yu, Bin-Da Liu, Chun-Yueh Huang","doi":"10.1109/APASIC.2000.896903","DOIUrl":"https://doi.org/10.1109/APASIC.2000.896903","url":null,"abstract":"In this paper, we propose a current-mode multiple input maximum circuit with bi-directional operation, using 7n+10 transistors for n inputs. Owing to the single-stage architecture, the proposed circuit has the merits of high speed, high accuracy, and no accumulated errors. This circuit has been fabricated in 0.6 /spl mu/m CMOS technology, and the experimental result has verified the bidirectional maximum function of this circuit.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"62 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116556376","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Test methodology for low power SRAM's (Is Iddq test useful for low power SRAM's?) 低功耗SRAM的测试方法(Iddq测试对低功耗SRAM有用吗?)
Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) Pub Date : 2000-08-28 DOI: 10.1109/APASIC.2000.896962
Ilseok Suh, Hong-Sik Kim, Sungho Kang, G. Han
{"title":"Test methodology for low power SRAM's (Is Iddq test useful for low power SRAM's?)","authors":"Ilseok Suh, Hong-Sik Kim, Sungho Kang, G. Han","doi":"10.1109/APASIC.2000.896962","DOIUrl":"https://doi.org/10.1109/APASIC.2000.896962","url":null,"abstract":"The increase in integrity of the recent VLSI technology has enabled a trend of small and portable applications. These portable applications, like notebook computers and cellular phones, need the high-performance and low-power consumption. In most products the major power consuming elements are the memories. So low power memory technology has been developed. But the test features have not been studied sufficiently. This paper provides a test methodology useful for low power SRAM's. Also simulation results for the Driving Source Line technology show how useful the Iddq test is.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125684952","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
New plus- and minus-voltage generators for TFT-LCD panels 用于TFT-LCD面板的新型正负电压发生器
Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) Pub Date : 2000-08-28 DOI: 10.1109/APASIC.2000.896897
M. Hirata, Y. Suzuki, M. Yoshida, Y. Arayashiki, N. Sumiyoshi, A. Thanachayanont
{"title":"New plus- and minus-voltage generators for TFT-LCD panels","authors":"M. Hirata, Y. Suzuki, M. Yoshida, Y. Arayashiki, N. Sumiyoshi, A. Thanachayanont","doi":"10.1109/APASIC.2000.896897","DOIUrl":"https://doi.org/10.1109/APASIC.2000.896897","url":null,"abstract":"In this paper, new plus- and minus-voltage generators for TFT-LCD panels utilizing charge pump circuits are proposed. The plus- and minus-voltage generators can generate voltages with any amplitude by simply changing the number of stages of the charge pump circuit. It is demonstrated that the proposed generators can provide enough plus or minus bias-voltage for TFT-LCD panels by using the circuit analysis program HSPICE.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115829728","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
An efficient implementation of BIST for floating point DSP processor BIST在浮点DSP处理器上的有效实现
Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) Pub Date : 2000-08-28 DOI: 10.1109/APASIC.2000.896961
JaeHeung Park, Hoon Chang, Ohyoung Song
{"title":"An efficient implementation of BIST for floating point DSP processor","authors":"JaeHeung Park, Hoon Chang, Ohyoung Song","doi":"10.1109/APASIC.2000.896961","DOIUrl":"https://doi.org/10.1109/APASIC.2000.896961","url":null,"abstract":"In this paper, we describe the implementation of BIST technique which is applied to enhance the reliability of the FLOVA chip i.e., the floating point DSP core for processing graphic data and 3D graphics. In order to enhance the reliability of FLOVA, we adopt the BIST technique for floating-point modules which have complicated logic. For embedded data and program memory, we adopt the memory BIST technique. The boundary scan technique, providing board-level testing and to control BIST logic, has been also implemented.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"45 3","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"120979085","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Design of log domain low-pass filters by MOSFET square law 基于MOSFET平方定律的对数域低通滤波器设计
Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) Pub Date : 2000-08-28 DOI: 10.1109/APASIC.2000.896895
Gwo-Jeng Yu, Bin-Da Liu, Yuan-Chia Hsu, Chun-Yueh Huang
{"title":"Design of log domain low-pass filters by MOSFET square law","authors":"Gwo-Jeng Yu, Bin-Da Liu, Yuan-Chia Hsu, Chun-Yueh Huang","doi":"10.1109/APASIC.2000.896895","DOIUrl":"https://doi.org/10.1109/APASIC.2000.896895","url":null,"abstract":"In this paper, the log domain low-pass filter based on the MOSFET square law is proposed. This approach demonstrates that the cutoff frequency of the low-pass filter is not only attainable at megahertz frequencies but also tunable electronically. In addition, implemented by current-mode square-root circuit blocks, current mirrors and capacitors, the proposed low-pass filter can be operated with a 3.3 V power supply voltage. The proposed circuit has been simulated in 0.35 /spl mu/m CMOS technology, and the simulation results show that the proposed circuit has the merits of high frequency operation, tuneability, low power supply voltage operation.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"2017 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128037743","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 18
Efficient 8-cycle DES implementation 高效的8周期DES实现
Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) Pub Date : 2000-08-28 DOI: 10.1109/APASIC.2000.896937
Y. Lim
{"title":"Efficient 8-cycle DES implementation","authors":"Y. Lim","doi":"10.1109/APASIC.2000.896937","DOIUrl":"https://doi.org/10.1109/APASIC.2000.896937","url":null,"abstract":"This paper describes an efficient DES implementation that encrypts a 64-bit plain text block in 8 clock cycles. The 8 cycle processing latency optimizes the throughput of a pipelined DES system, where a byte-wide bus is used. Also, by decreasing the system clock frequency by a factor of 2, the switching power consumption is reduced compared to the conventional implementations. Our approach is based on the time multiplexed cipher function that requires only one copy of S-Box realization unlike other 8-cycle implementations.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"15 3","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132285696","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信