2009 NORCHIP最新文献_第5页

A wideband interference tolerant RF receiver for cognitive radio sensor unit 一种用于认知无线电传感器单元的宽带抗干扰射频接收机

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397827

J. Ollikainen, M. Kaltiokallio, K. Stadius, V. Saari, J. Ryynanen

引用次数: 8

An integrated optical receiver for multilevel data communication over plastic optical fiber 一种用于塑料光纤上多级数据通信的集成光接收器

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397824

M. Atef, W. Gaberl, R. Swoboda, H. Zimmermann

引用次数: 12

FPGA implementation of Elementary Generalized Unitary Rotation 初等广义幺正旋转的FPGA实现

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397811

G. Valters, P. Misans

引用次数: 7

Reliability analysis of gate dielectrics by applying array test structures and automated test systems 应用阵列测试结构和自动化测试系统分析栅极电介质的可靠性

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397843

A. Domdey, K. M. Hafkemeyer, D. Schroeder, W. Krautschneider

引用次数: 0

Impact of circuit non-idealities on wireless interconnect based on OOK modulated RF transceiver 电路非理想性对OOK调制射频收发器无线互连的影响

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397802

Cheng Tao, P. Teemu, T. Esa, H. Tenhunen, T. Tikka, J. Ryynanen

引用次数: 1

Analysis and design of a low-power single-stage CMOS wireless receiver 低功耗单级CMOS无线接收机的分析与设计

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397826

M. Camponeschi, A. Bevilacqua, P. Andreani

引用次数: 3

A robust method to estimate Power and Delay for Digital Integrated Circuits 一种估计数字集成电路功率和时延的鲁棒方法

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397842

H. Aghababa, B. Forouzandeh, H. Dehghan, A. Afzali-Kusha

引用次数: 0

QoS router with both soft and hard guarantee for Network-on-Chip 为片上网络提供软硬双重保障的QoS路由器

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397831

Xiaowen Wu, Yilang Wu, Ling Wang, Xiaoqing Yang

引用次数: 3

Implementation of a scalable, globally plesiochronous locally synchronous, off-chip NoC communication protocol 实现一个可扩展的、全局的、局部同步的、片外的NoC通信协议

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397822

W. H. Minhass, J. Oberg, I. Sander

{"title":"Implementation of a scalable, globally plesiochronous locally synchronous, off-chip NoC communication protocol","authors":"W. H. Minhass, J. Oberg, I. Sander","doi":"10.1109/NORCHP.2009.5397822","DOIUrl":"https://doi.org/10.1109/NORCHP.2009.5397822","url":null,"abstract":"Multiprocessor system-on-chip design (MPSoC) is becoming a regular feature of the embedded systems. Shared-bus systems hold many advantages, but they do not scale. Network on chip (NoC) offers a promising solution to the scalability problem by enhancing the topology design. However, standard NoCs are only scalable within a chip. To be able to build infinitely scalable structures, a method to enhance the NoC-grid off-chip is needed. In this paper, we present such a method. As a proof of concept, the protocol is implemented on a 4 by 4 Mesh NoC, with NIOS II CPU cores as nodes, partitioned across four separate Altera FPGA boards, each board hosting a Quad-Core (2×2) NoC, operating on a local 50 MHz clock. The inter-chip communication protocol uses asynchronous clock bridges, with a throughput of 50 Mbps (~lMFlit/s) and is completely scalable. The NoC has an onboard throughput of 650 Mbps (12.5 MFlit/s). Each Quad-Core uses 28% of the LUs, 18% of the ALUTs, 22 % of the dedicated registers and 31% of the total memory blocks of the Stratix II FPGAs. Application programs use an MPI compatible Hardware Abstraction Layer (HAL) to communicate with each other over the NoC.","PeriodicalId":308859,"journal":{"name":"2009 NORCHIP","volume":"26 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115515171","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 6

Analysis, design and development of novel, low profile microstrip antenna for satellite navigation 卫星导航用新型低轮廓微带天线的分析、设计与研制

2009 NORCHIP Pub Date : 2009-11-01 DOI: 10.1109/NORCHP.2009.5397814

R. Kanth, A. Singhal, P. Liljeberg, H. Tenhunen

引用次数: 12