发布求助
文献互助 智能选刊 最新文献

2007 Design, Automation & Test in Europe Conference & Exhibition最新文献

筛选
英文 中文
Automatic Application Specific Floating-point Unit Generation 特定于应用程序的浮点单元自动生成
2007 Design, Automation & Test in Europe Conference & Exhibition Pub Date : 2007-04-16 DOI: 10.5555/1266366.1266464
Yee Jern Chong, S. Parameswaran
{"title":"Automatic Application Specific Floating-point Unit Generation","authors":"Yee Jern Chong, S. Parameswaran","doi":"10.5555/1266366.1266464","DOIUrl":"https://doi.org/10.5555/1266366.1266464","url":null,"abstract":"This paper describes the creation of custom floating point units (FPUs) for application specific instruction set processors (ASIPs). ASIPs allow the customization of processors for use in embedded systems by extending the instruction set, which enhances the performance of an application or a class of applications. These extended instructions are manifested as separate hardware blocks, making the creation of any necessary floating point instructions quite unwieldy. On the other hand, using a predefined FPU includes a large monolithic hardware block with considerable number of unused instructions. A customized FPU will overcome these drawbacks, yet the manual creation of one is a time consuming, error prone process. This paper presents a methodology for automatically generating floating-point units (FPUs) that are customized for specific applications at the instruction level. Generated FPUs comply with the IEEE754 standard, which is an advantage over FP format customization. Custom FPUs were generated for several Mediabench applications. Area savings over a fully-featured FPU without resource sharing of 26%-80% without resource sharing and 33%-87% with resource sharing, were obtained. Clock period increased in some cases by up to 9.5% due to resource sharing","PeriodicalId":298961,"journal":{"name":"2007 Design, Automation & Test in Europe Conference & Exhibition","volume":"2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126374462","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Efficient and Scalable Compiler-Directed Energy Optimization for Realtime Applications 针对实时应用的高效和可扩展的编译器定向能量优化
2007 Design, Automation & Test in Europe Conference & Exhibition Pub Date : 2007-04-16 DOI: 10.1109/DATE.2007.364386
Po-Kuan Huang, S. Ghiasi
{"title":"Efficient and Scalable Compiler-Directed Energy Optimization for Realtime Applications","authors":"Po-Kuan Huang, S. Ghiasi","doi":"10.1109/DATE.2007.364386","DOIUrl":"https://doi.org/10.1109/DATE.2007.364386","url":null,"abstract":"We present a compilation technique that targets realtime applications running on embedded processors with combined dynamic voltage scaling (DVS) and adaptive body biasing (ABB) capabilities. Considering the delay and energy penalty of switching between operating modes of the processor, our compiler judiciously inserts mode switch instructions in selected locations of the code and generates executable binary that is guaranteed to meet the deadline constraint. More importantly, our algorithm runs very fast and comes reasonably close to the theoretical limit of energy optimization using DVS+ABB. At 65 nm technology, we improve the energy dissipation of the generated code by an average of11.4% under deadline constraints. While our technique's improvement in energy dissipation over conventional DVS is marginal (3%) at 130nm, the average improvement continues to grow to 4.7%, 8.8% and 15.4% for 90nm, 65nm and 45nm technology nodes, respectively. Compared to a recent ILP-based competitor, we improve the runtime by more than three orders of magnitude, while producing improved results","PeriodicalId":298961,"journal":{"name":"2007 Design, Automation & Test in Europe Conference & Exhibition","volume":"44 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130029413","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
Reduction of Detected Acceptable Faults for Yield Improvement via Error-Tolerance 通过容错来减少可检测的可接受故障以提高成品率
2007 Design, Automation & Test in Europe Conference & Exhibition Pub Date : 2007-04-16 DOI: 10.1145/1266366.1266717
Tong-Yu Hsieh, Kuen-Jong Lee, M. Breuer
{"title":"Reduction of Detected Acceptable Faults for Yield Improvement via Error-Tolerance","authors":"Tong-Yu Hsieh, Kuen-Jong Lee, M. Breuer","doi":"10.1145/1266366.1266717","DOIUrl":"https://doi.org/10.1145/1266366.1266717","url":null,"abstract":"Error-tolerance is an innovative way to enhance the effective yield of IC products. Previously a test methodology based on error-rate estimation to support error-tolerance was proposed. Without violating the system error-rate constraint specified by the user, this methodology identifies a set of faults that can be ignored during testing, thereby leading to a significant improvement in yield. However, usually the patterns detecting all of the unacceptable faults also detect a large number of acceptable faults, resulting in a degradation in achievable yield improvement. In this paper, the authors first provide a probabilistic analysis of this problem and show that a conventional ATPG procedure cannot adequately address this problem. The authors then present a novel test pattern selection procedure and an output masking technique to deal with this problem. The selection process generates a test set aimed to detect all unacceptable faults but as few acceptable faults as possible. The masking technique then examines the generated test patterns and identifies a list of output lines that can be masked (not observed) during testing so as to further avoid the detection of acceptable faults. Experimental results show that by employing the proposed techniques, only a small number of acceptable faults are still detected. In many cases the actual yield improvement approaches the optimal value that can be achieved","PeriodicalId":298961,"journal":{"name":"2007 Design, Automation & Test in Europe Conference & Exhibition","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129921104","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 33
A Sophisticated Memory Test Engine for LCD Display Drivers 液晶显示驱动的复杂内存测试引擎
2007 Design, Automation & Test in Europe Conference & Exhibition Pub Date : 2007-04-16 DOI: 10.1109/DATE.2007.364593
Oliver Spang, Hans Martin von Staudt, M. Wahl
{"title":"A Sophisticated Memory Test Engine for LCD Display Drivers","authors":"Oliver Spang, Hans Martin von Staudt, M. Wahl","doi":"10.1109/DATE.2007.364593","DOIUrl":"https://doi.org/10.1109/DATE.2007.364593","url":null,"abstract":"Economic testing of small devices like LCD drivers is a real challenge. In this paper we describe an approach where a production tester is extended by a memory test engine (MTE). This MTE, which consists of hardware and software components allows testing the LCD driver memory at speed, allowing at the same time the concurrent execution of other tests. It is fully integrated into the tester. The MTE leads to a significant increase of memory test quality and at the same time to a significant reduction of the test time. The test time reduction that was achieved by executing the memory test in parallel to other analog tests lead to the test cost reduction, which was the impetus for developing the MTE","PeriodicalId":298961,"journal":{"name":"2007 Design, Automation & Test in Europe Conference & Exhibition","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125642662","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Efficient High-Performance ASIC Implementation of JPEG-LS Encoder JPEG-LS编码器的高效高性能ASIC实现
2007 Design, Automation & Test in Europe Conference & Exhibition Pub Date : 2007-04-16 DOI: 10.1109/DATE.2007.364584
Markos E. Papadonikolakis, Vasilleios Pantazis, A. Kakarountas
{"title":"Efficient High-Performance ASIC Implementation of JPEG-LS Encoder","authors":"Markos E. Papadonikolakis, Vasilleios Pantazis, A. Kakarountas","doi":"10.1109/DATE.2007.364584","DOIUrl":"https://doi.org/10.1109/DATE.2007.364584","url":null,"abstract":"This paper introduces an innovative design which implements a high-performance JPEG-LS encoder. The encoding process follows the principles of the JPEG-LS lossless mode. The proposed implementation consists of an efficient pipelined JPEG-LS encoder, which operates at a significantly higher encoding rate than any other JPEG-LS hardware or software implementation while keeping area small","PeriodicalId":298961,"journal":{"name":"2007 Design, Automation & Test in Europe Conference & Exhibition","volume":"32 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126956075","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 62
Leightweight Middleware for Seamless HW-SW Interoperability, with Application to Wireless Sensor Networks 用于无线传感器网络的HW-SW无缝互操作性轻量级中间件
2007 Design, Automation & Test in Europe Conference & Exhibition Pub Date : 2007-04-16 DOI: 10.1109/DATE.2007.364431
F. Villanueva, D. Villa, F. Moya, Jesús Barba, F. Rincón, J.C. Lopez
{"title":"Leightweight Middleware for Seamless HW-SW Interoperability, with Application to Wireless Sensor Networks","authors":"F. Villanueva, D. Villa, F. Moya, Jesús Barba, F. Rincón, J.C. Lopez","doi":"10.1109/DATE.2007.364431","DOIUrl":"https://doi.org/10.1109/DATE.2007.364431","url":null,"abstract":"HW-SW interoperability by means of standard distributed object middlewares has been proved to be useful in the design of new and challenging applications for ubiquitous computing, and ambient intelligence environments. Wireless sensor networks are considered to be essential for the proper deployment of these applications, but they impose new constraints in the design of the corresponding communication infrastructure: low-cost middleware implementations that can fit into tiny wireless devices are needed. In this paper, a novel approach for the development of pervasive environments based on an ultra low-cost implementation of standard distributed object middlewares (such as CORBA or ICE) is presented. A fully functional prototype supporting full interoperability with ZeroC ICE is described in detail. Available implementations range from the smallest microcontrollers in the market, to the tiniest embedded Java virtual machines, and even a low-end FPGA","PeriodicalId":298961,"journal":{"name":"2007 Design, Automation & Test in Europe Conference & Exhibition","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126484047","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
Slow Write Driver Faults in 65nm SRAM Technology: Analysis and March Test Solution 65nm SRAM技术的慢写驱动故障:分析和三月测试解决方案
2007 Design, Automation & Test in Europe Conference & Exhibition Pub Date : 2007-04-16 DOI: 10.1109/DATE.2007.364647
A. Ney, P. Girard, C. Landrault, S. Pravossoudovitch, A. Virazel, M. Bastian
{"title":"Slow Write Driver Faults in 65nm SRAM Technology: Analysis and March Test Solution","authors":"A. Ney, P. Girard, C. Landrault, S. Pravossoudovitch, A. Virazel, M. Bastian","doi":"10.1109/DATE.2007.364647","DOIUrl":"https://doi.org/10.1109/DATE.2007.364647","url":null,"abstract":"This paper presents an analysis of the electrical origins of slow write driver faults (SWDFs) (van de Goor et al., 2004) that may affect SRAM write drivers in 65nm technology. This type of fault is the consequence of resistive-open defects in the control part of the write driver. It involves an erroneous write operation when the same write driver performs two successive write operations with opposite data values. In the first part of the paper, we present the SWDF electrical phenomena and their consequences on the SRAM functioning. Next, we show how SWDFs can be sensitized and observed and how a standard March test is able to detect this type of fault","PeriodicalId":298961,"journal":{"name":"2007 Design, Automation & Test in Europe Conference & Exhibition","volume":"44 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127589329","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 18
Simulation Platform for UHF RFID 超高频RFID仿真平台
2007 Design, Automation & Test in Europe Conference & Exhibition Pub Date : 2007-04-16 DOI: 10.1109/DATE.2007.364410
V. Derbek, C. Steger, R. Weiss, Daniel Wischounig, Josef Preishuber-Pflügl, M. Pistauer
{"title":"Simulation Platform for UHF RFID","authors":"V. Derbek, C. Steger, R. Weiss, Daniel Wischounig, Josef Preishuber-Pflügl, M. Pistauer","doi":"10.1109/DATE.2007.364410","DOIUrl":"https://doi.org/10.1109/DATE.2007.364410","url":null,"abstract":"Developing modern integrated and embedded systems require well-designed processes to ensure flexibility and independency. These features are related to exchangeability of hardware targets and to the ability of choosing the target at a very late stage in the implementation process. Especially in the field of ultra high frequency radio frequency identification (UHF RFID) the model-based design approach leads to expected results. Beside a clear design process, which is applied in this work to build the required system architecture, the scope for UHF RFID simulations is defined and an extendable platform based on the MathWorks Matlab Simulinkreg is developed. This simulation platform, based on a multi-processor hardware target, using a Texas Instruments TMS320C6416 digital signal processor is able to run UHF RFID tag simulations of very high complexity. The highest effort is made to ensure flexibility to handle future simulation models on the same hardware target, realized by the continuous design and implementation flow of this platform based on model-based design","PeriodicalId":298961,"journal":{"name":"2007 Design, Automation & Test in Europe Conference & Exhibition","volume":"43 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128946108","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 23
Optimizing Analog Filter Designs for Minimum Nonlinear Distortions Using Multisine Excitations 利用多正弦激励优化模拟滤波器设计以实现最小非线性失真
2007 Design, Automation & Test in Europe Conference & Exhibition Pub Date : 2007-04-16 DOI: 10.1109/DATE.2007.364602
J. Lataire, G. Vandersteen, R. Pintelon
{"title":"Optimizing Analog Filter Designs for Minimum Nonlinear Distortions Using Multisine Excitations","authors":"J. Lataire, G. Vandersteen, R. Pintelon","doi":"10.1109/DATE.2007.364602","DOIUrl":"https://doi.org/10.1109/DATE.2007.364602","url":null,"abstract":"Nonlinear distortions in submicron analog circuits are gaining importance, especially when power constraints are imposed and when operating in moderate inversion. This paper proposes a method to optimize the design of analog filters for minimum noise and nonlinear distortions. For this purpose a technique is presented for quantifying these nonlinearities, such that their influence can be compared with that of the system noise. Having quantified the non-idealities, an optimization can be carried out which involves the tuning of design parameters","PeriodicalId":298961,"journal":{"name":"2007 Design, Automation & Test in Europe Conference & Exhibition","volume":"5 2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129087933","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Evaluation of Design for Reliability Techniques in Embedded Flash Memories 嵌入式快闪记忆体可靠性技术设计评估
2007 Design, Automation & Test in Europe Conference & Exhibition Pub Date : 2007-04-16 DOI: 10.1145/1266366.1266716
B. Godard, J. Daga, L. Torres, G. Sassatelli
{"title":"Evaluation of Design for Reliability Techniques in Embedded Flash Memories","authors":"B. Godard, J. Daga, L. Torres, G. Sassatelli","doi":"10.1145/1266366.1266716","DOIUrl":"https://doi.org/10.1145/1266366.1266716","url":null,"abstract":"Nonvolatile flash memories are becoming more and more popular in systems-on-chip (SoC). Embedded flash (eFlash) memories are based on the well-known floating-gate transistor concept. The reliability of such type of technology is a growing up issue for embedded systems; endurance and retention are of course the main features to analyze. To enhance memory reliability current eFlash memories designs use techniques such as error correction code (ECC), redundancy or threshold voltage (VT ) analysis. In this paper, a memory model to evaluate the reliability of eFlash memory arrays under distinct enhancement schemes is developed","PeriodicalId":298961,"journal":{"name":"2007 Design, Automation & Test in Europe Conference & Exhibition","volume":"63 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132416759","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信