1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)最新文献_第3页

Medical image reconstruction from different acquisition angles 从不同采集角度重建医学图像

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI: 10.1109/SIPS.1999.822349

P. Chung, Chuan-Yu Chang, W. Chu, Hsiu-Chen Liu

引用次数: 0

A new fast filtering algorithm based on algebraic composition 一种新的基于代数合成的快速滤波算法

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI: 10.1109/SIPS.1999.822382

Sau-Gee Chen, R. Jiang

引用次数: 2

A pipeline FFT processor 流水线FFT处理器

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI: 10.1109/SIPS.1999.822372

Weidong Li, L. Wanhammar

引用次数: 77

A multithreaded architecture approach to parallel DSPs for high performance image processing applications 一种用于高性能图像处理应用的并行dsp的多线程体系结构方法

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI: 10.1109/SIPS.1999.822329

J. Wittenburg, P. Pirsch, G. Meyer

引用次数: 17

Direction detector system of an emergency vehicle for ITS by using code division multiple access 基于码分多址的ITS应急车辆方向探测系统

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI: 10.1109/SIPS.1999.822359

T. Kanazawa, A. Sugiura

引用次数: 0

Data alignment for sub-word parallelism in DSP DSP中子字并行的数据对齐

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI: 10.1109/SIPS.1999.822330

J. Fridman

引用次数: 22

A multi-level approach to low power MAC design 低功耗MAC设计的多层次方法

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI: 10.1109/SIPS.1999.822380

K.S. Shim, Ik Kyun Oh, Sangjin Hong, Beom-Seon Ryu, K. Lee, Taewon Cho

引用次数: 8

A 2 way VLIW processor architecture for embedded multimedia applications 用于嵌入式多媒体应用的2路VLIW处理器体系结构

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI: 10.1109/SIPS.1999.822326

Jiyang Kang, Jae-Woo Ahn, Jiyoung Cho, Ki-Il Kum, Wonyong Sung

{"title":"A 2 way VLIW processor architecture for embedded multimedia applications","authors":"Jiyang Kang, Jae-Woo Ahn, Jiyoung Cho, Ki-Il Kum, Wonyong Sung","doi":"10.1109/SIPS.1999.822326","DOIUrl":"https://doi.org/10.1109/SIPS.1999.822326","url":null,"abstract":"As the complexity of multimedia applications increases, the need for efficient and compiler-friendly processor architectures also grows. In this paper, a new multimedia processor architecture is proposed. This processor has a 2-issue VLIW architecture with 64-bit SIMD arithmetic functional units to exploit the instruction-level and subword data parallelism found in multimedia applications. Moreover, densely encoded instructions supporting memory operands, DSP-like addressing modes, and SIMD capability boost the performance while keeping the code size and hardware cost small. To maximally utilize this architecture, a software environment including a code converter, a VLIW compiler system, and a compiled simulator has also been developed. The processor core has been synthesized for LSI logic 0.25 /spl mu/m library, which results in the total gate count of 102 K. In spite of the relatively smaller issue rate, the proposed processor shows a comparable or higher performance in terms of both the cycle count and the code size when compared to the 8-issue TMS320C62xx, for DSP benchmark kernels and an H.263 video encoder.","PeriodicalId":275030,"journal":{"name":"1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-10-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130188524","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 3

An implementation of MPEG-2 transport stream multiplexer MPEG-2传输流复用器的实现

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI: 10.1109/SIPS.1999.822343

S.J. Kim, Jong-Seog Koh

引用次数: 6

Edge detection based on the multiresolution Fourier transform 基于多分辨率傅里叶变换的边缘检测

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI: 10.1109/SIPS.1999.822376

Chang-Tsun Li, D. Lou

{"title":"Edge detection based on the multiresolution Fourier transform","authors":"Chang-Tsun Li, D. Lou","doi":"10.1109/SIPS.1999.822376","DOIUrl":"https://doi.org/10.1109/SIPS.1999.822376","url":null,"abstract":"In this paper, an edge detection technique is proposed by using the multiresolution Fourier transform (MFT) to analyze the local properties in the spatial frequency domain. Five major steps are adopted to implement the detection of edges. First, the Laplacian pyramid method is used to create a high-pass filtered image. Secondly, the Multiresolution Fourier Transform (MFT) is applied to divide the high-pass filtered image into blocks and transform each of the blocks into spatial frequency domain. Thirdly, single-feature and non-single-feature blocks are differentiated. Subsequently, the blocks containing single feature are then subject to a process for estimating the orientation and the centroid of the feature in order to locate it. Finally, the accuracy of the estimated centroid of the local feature is checked. Once all the blocks are analyzed at a resolution level, the overall procedure is repeated at the next resolution level and the blocks with their father block being classified as non-single-feature or being rejected in the accuracy check stage at the previous level are analyzed. The algorithm stops when a specific level is reached.","PeriodicalId":275030,"journal":{"name":"1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-10-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129233313","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 4