2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)最新文献_第7页

An integrated digital controller for DC-DC switching converter with dual-band switching 具有双频开关的DC-DC开关变换器的集成数字控制器

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) Pub Date : 2003-06-12 DOI: 10.1109/VLSIC.2003.1221157

Martin Yeung-Kei Chui, W. Ki, C. Tsui

引用次数: 3

Accurate modeling of transistor stacks to effectively reduce total standby leakage in nano-scale CMOS circuits 精确建模晶体管堆叠，有效减少纳米级CMOS电路的总待机泄漏

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) Pub Date : 2003-06-12 DOI: 10.1109/VLSIC.2003.1221159

S. Mukhopadhyay, Kaushik Roy

引用次数: 31

Enhanced thermal management for future processors 增强未来处理器的热管理

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) Pub Date : 2003-06-12 DOI: 10.1109/VLSIC.2003.1221202

M. Ma, S. Gunther, B. Greiner, N. Wolff, C. Deutschle, T. Arabi

引用次数: 18

Study of substrate noise and techniques for minimization 研究衬底噪声和最小化技术

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) Pub Date : 2003-06-12 DOI: 10.1109/VLSIC.2003.1221201

M. Peng

引用次数: 31

13.5-mW, 5-GHz WLAN, CMOS frequency synthesizer using a true single phase clock divider 13.5 mw, 5 ghz WLAN, CMOS频率合成器，使用真正的单相时钟分频器

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) Pub Date : 2003-06-12 DOI: 10.1109/VLSIC.2003.1221185

S. Pellerano, C. Samori, S. Levantino, A. Lacaita

引用次数: 6

0.622-8.0 Gbps 150 mW serial IO macrocell with fully flexible preemphasis and equalization 0.622-8.0 Gbps 150mw串行IO宏单元，具有完全灵活的预强调和均衡

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) Pub Date : 2003-06-12 DOI: 10.1109/VLSIC.2003.1221162

R. Farjad-Rad, Hiok-Tiaq Ng, M.-J. Edward Lee, R. Senthinathan, W. Dally, A. Nguyen, R. Rathi, J. Poulton, J. Edmondson, J. Tran, H. Yazdanmehr

引用次数: 52

A CMOS 3.5 Gbps continuous-time adaptive cable equalizer with joint adaptation method of low-frequency gain and high-frequency boosting 采用低频增益和高频升压联合自适应方法的CMOS 3.5 Gbps连续自适应电缆均衡器

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) Pub Date : 2003-06-12 DOI: 10.1109/VLSIC.2003.1221174

J. Choi, Moon-Sang Hwang, D. Jeong

引用次数: 15

A memory using one-transistor gain cell on SOI(FBC) with performance suitable for embedded DRAM's 一种在SOI(FBC)上使用单晶体管增益单元的存储器，其性能适合嵌入式DRAM

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) Pub Date : 2003-06-12 DOI: 10.1109/VLSIC.2003.1221171

T. Ohsawa, T. Higashi, K. Fujita, T. Ikehashi, T. Kajiyama, Y. Fukuzumi, T. Shino, H. Yamada, H. Nakajima, Y. Minami, T. Yamada, K. Inoh, T. Hamamoto

{"title":"A memory using one-transistor gain cell on SOI(FBC) with performance suitable for embedded DRAM's","authors":"T. Ohsawa, T. Higashi, K. Fujita, T. Ikehashi, T. Kajiyama, Y. Fukuzumi, T. Shino, H. Yamada, H. Nakajima, Y. Minami, T. Yamada, K. Inoh, T. Hamamoto","doi":"10.1109/VLSIC.2003.1221171","DOIUrl":"https://doi.org/10.1109/VLSIC.2003.1221171","url":null,"abstract":"A 288 Kbit memory chip featuring a one-transistor gain cell on SOI of the size 0.21 /spl mu/m/sup 2/(7F/sup 2/ with F=0.175 /spl mu/m) which we named the floating body transistor cell (FBC) is presented and basic characteristics of the cell and the memory chip performance are disclosed. The threshold voltages of a cell transistor in the chip for the data \"1\" and for the data \"0\" are measured by using a direct access test circuit and a fail bit map for the 96 Kbit array is obtained. A sensing scheme which was designed to eliminate the effect of cell characteristics variation due to process and temperature fluctuation as common mode noise is verified to be working and the random access time is measured to be less than 100 ns. The characteristics of data hold demonstrate that the FBC can satisfy retention time specifications for some embedded memories. The access time and the data retention time show that the FBC has a potential to be used as a future embedded DRAM memory cell.","PeriodicalId":270304,"journal":{"name":"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)","volume":"103 1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116656371","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 11

Semiconductor industry: the name of the game 半导体产业:游戏的名称

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) Pub Date : 2003-06-12 DOI: 10.1109/VLSIC.2003.1221146

引用次数: 1

A floating-gate-MOS-based low-power CDMA matched filter employing capacitance disconnection technique 一种采用电容分离技术的浮栅mos低功耗CDMA匹配滤波器

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) Pub Date : 2003-06-12 DOI: 10.1109/VLSIC.2003.1221223

T. Yamasaki, T. Fukuda, T. Shibata

引用次数: 11