发布求助
文献互助 智能选刊 最新文献

2007 50th Midwest Symposium on Circuits and Systems最新文献

筛选
英文 中文
Efficient simulation of jitter tolerance for all-digital data recovery circuits 全数字数据恢复电路抖动容限的高效仿真
2007 50th Midwest Symposium on Circuits and Systems Pub Date : 2007-08-01 DOI: 10.1109/MWSCAS.2007.4488745
S.I. Ahmed, T. Kwasniewski
{"title":"Efficient simulation of jitter tolerance for all-digital data recovery circuits","authors":"S.I. Ahmed, T. Kwasniewski","doi":"10.1109/MWSCAS.2007.4488745","DOIUrl":"https://doi.org/10.1109/MWSCAS.2007.4488745","url":null,"abstract":"Clock and data recovery (CDR) Circuits are being increasingly marketed as intellectual property (IP) blocks for complex system-on-chip (SoC) and network-on-chip (NoC) products. As part of the mixed-signal design flow, an early estimation of system-level performance requires efficient simulation techniques and models to establish design requirements. In this paper we present some of the challenges associated with and efficient methods to estimate the jitter tolerance of an all-digital data recovery circuit. The key insight is that since it is the maximum slope of the phase-modulating sinusoid that causes transient bit errors, an arbitrary waveform with the same maximum slope can be used for a shorter simulation study. We also present known limitations associated with the general usage of this newly proposed method.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"317 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114064266","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
CMOS integrated system for magnetic field monitoring and gradient measurement in MRI environment MRI环境下磁场监测与梯度测量的CMOS集成系统
2007 50th Midwest Symposium on Circuits and Systems Pub Date : 2007-08-01 DOI: 10.1109/MWSCAS.2007.4488543
V. Frick, J. Pascal, L. Hébrard, J. Blonde, J. Felblinger
{"title":"CMOS integrated system for magnetic field monitoring and gradient measurement in MRI environment","authors":"V. Frick, J. Pascal, L. Hébrard, J. Blonde, J. Felblinger","doi":"10.1109/MWSCAS.2007.4488543","DOIUrl":"https://doi.org/10.1109/MWSCAS.2007.4488543","url":null,"abstract":"This paper reports on a standard CMOS integrated system for monitoring the magnetic fields in MRI environments. The sub-micron technology circuit features three horizontal hall devices and their associated electronics that form instrumental chains. Two of them are dedicated to millitesla range magnetic pulse and gradient measurement whereas the third one is for monitoring the strong static field of the MRI setup. The 0.35 mum technology prototype performs 130 muT gradient measurement with 20 muT resolution and can also map static fields as high as 1.5T.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"43 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117102835","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Designing CMOS hardware processor for vehicle tracking 设计用于车辆跟踪的CMOS硬件处理器
2007 50th Midwest Symposium on Circuits and Systems Pub Date : 2007-08-01 DOI: 10.1109/MWSCAS.2007.4488796
Hua Tang, T. Kwon, Yi Zheng, Hairong Chang
{"title":"Designing CMOS hardware processor for vehicle tracking","authors":"Hua Tang, T. Kwon, Yi Zheng, Hairong Chang","doi":"10.1109/MWSCAS.2007.4488796","DOIUrl":"https://doi.org/10.1109/MWSCAS.2007.4488796","url":null,"abstract":"It is well known that vehicle tracking processes are very computationally intensive. Traditionally, vehicle tracking algorithms have been implemented using software approaches. The goal of this paper is to investigate the feasibility of developing a hardware-based tracking system. We propose a tracking algorithm with vehicle motion detection based on block matching algorithm, which is well suited to customized hardware implementation. The proposed tracking algorithm is first simulated in MATLAB and the CMOS circuit design was simulated in Cadence. When tested on traffic images captured from an intersection, it is found that vehicle movements can be accurately identified in spite of some noisy motion. Also, the estimated computational time for the hardware based tracking system is much reduced compared to traditional software-based tracking system.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"1 3 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123178010","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A fully integrated CMOS transmitter design for IR-UWB communication systems 一种完全集成的CMOS发射机设计，用于IR-UWB通信系统
2007 50th Midwest Symposium on Circuits and Systems Pub Date : 2007-08-01 DOI: 10.1109/MWSCAS.2007.4488684
Yanjie Wang, S. Kilambi, K. Iniewski, V. Gaudet
{"title":"A fully integrated CMOS transmitter design for IR-UWB communication systems","authors":"Yanjie Wang, S. Kilambi, K. Iniewski, V. Gaudet","doi":"10.1109/MWSCAS.2007.4488684","DOIUrl":"https://doi.org/10.1109/MWSCAS.2007.4488684","url":null,"abstract":"A fully integrated CMOS impulse-based transmitter with on-off keying (OOK) modulation scheme, for ultra- wideband (UWB) impulse radio (IR) system has been designed in a standard TSMC 0.18 mum CMOS technology. A novel Gaussian mono-pulse generator using simple and robust design method has been presented. On-chip pulse shaping using LC Band-Pass Filter (BPF) is developed to meet the Federal Communications Commission (FCC) spectrum requirement. The proposed UWB transmitter has been laid out and post-layout simulation results are analyzed. A Gaussian mono-pulse of less than 100 ps falling/rising time with a 130 mVpp amplitude was observed, at a clock frequency of 500 MHz. The total power dissipation of the transmitter is 1.2 mW with only 316 muW consumed by impulse generator. The output of the transmitter is 48 mVpp under a 1.2 V power supply.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124906266","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
Low voltage electrophoresis on a CMOS chip CMOS芯片上的低压电泳
2007 50th Midwest Symposium on Circuits and Systems Pub Date : 2007-08-01 DOI: 10.1109/MWSCAS.2007.4488740
Heather A. Wake, Martin A. Brooke
{"title":"Low voltage electrophoresis on a CMOS chip","authors":"Heather A. Wake, Martin A. Brooke","doi":"10.1109/MWSCAS.2007.4488740","DOIUrl":"https://doi.org/10.1109/MWSCAS.2007.4488740","url":null,"abstract":"Electrophoresis is a valuable technique for the separation and analysis of chemical and biological specimens. Typically, an electric field is established between two electrodes that induces charged particles to move and separate. Instead of using only one electrode at each end of the separation area, this paper presents a very small, low voltage system that utilizes electrodes beneath the entire separation area, enabling better control of high electric fields using very small voltages over small areas. By employing multiple electrodes, strong electric fields can be established using very low voltages (less than 5 V) over small distances. The electrodes are also used to sense sample locations and concentrations using amperometric detection, and integrated electronics allow precise control over the fields. The system presented here includes 100 individually addressable electrodes and their corresponding circuitry on a 2 mm by 2 mm chip and is designed using the AMI 1.5 mum CMOS process available through MOSIS.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"29 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125071421","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
Design and implementation of an all-analog fast-fourier transform processor 全模拟快速傅立叶变换处理器的设计与实现
2007 50th Midwest Symposium on Circuits and Systems Pub Date : 2007-08-01 DOI: 10.1109/MWSCAS.2007.4488832
K. Boyle, P. Mercier, N. Sadeghi, V. Gaudet, C. Schlegel, C. Winstead, M. Kashyap
{"title":"Design and implementation of an all-analog fast-fourier transform processor","authors":"K. Boyle, P. Mercier, N. Sadeghi, V. Gaudet, C. Schlegel, C. Winstead, M. Kashyap","doi":"10.1109/MWSCAS.2007.4488832","DOIUrl":"https://doi.org/10.1109/MWSCAS.2007.4488832","url":null,"abstract":"The implementation of a 64-symbol analog, current-mode FFT processor is discussed. An analog FFT would be suitable for combination with an analog decoder in the making of an all-analog communication front-end for OFDM systems. Here the FFT is implemented using a butterfly diagram as the system block diagram; each node in the diagram is implemented using analog circuits. Implementation details, including consideration of the effect of approximation errors and the implementation of a test chip, are discussed.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"91 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122964648","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 14
A capacitively-coupled 5GHz CMOS LC oscillator with bias tuning capability 一种具有偏置调谐能力的电容耦合5GHz CMOS LC振荡器
2007 50th Midwest Symposium on Circuits and Systems Pub Date : 2007-08-01 DOI: 10.1109/MWSCAS.2007.4488633
S. Vatti, C. Papavassiliou
{"title":"A capacitively-coupled 5GHz CMOS LC oscillator with bias tuning capability","authors":"S. Vatti, C. Papavassiliou","doi":"10.1109/MWSCAS.2007.4488633","DOIUrl":"https://doi.org/10.1109/MWSCAS.2007.4488633","url":null,"abstract":"A novel bias and tuning scheme for capacitively cross-coupled inductance-capacitance (LC) oscillators is presented. This scheme allows more flexibility in defining the operating point of the cross-coupled transistors, together with wide frequency tunability. A capacitively coupled LC oscillator at 5 GHz has been designed in CMOS UMC 0.18 mum technology. The bias network is realized with an all-transistor voltage reference. The oscillator is tunable in the 5 GHz-9 GHz frequency range. Phase noise performance is maintained over the entire frequency range, with -58 dBc/Hz at 100 kHz offset and -116 dBc/Hz at 1 MHz.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"41 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123721975","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Single-inductor dual-output (SIDO) DC-DC converters for minimized cross regulation and high efficiency in SoC supplying systems 单电感双输出(SIDO) DC-DC转换器，用于最小化交叉调节和SoC供电系统的高效率
2007 50th Midwest Symposium on Circuits and Systems Pub Date : 2007-08-01 DOI: 10.1109/MWSCAS.2007.4488644
Ming-Hsin Huang, Hong-Wei Huang, Jiun-Yan Peng, Tzung-Ling Tsai, Min-Chin Lee, Ching-Sung Wang, Ke-Horng Chen
{"title":"Single-inductor dual-output (SIDO) DC-DC converters for minimized cross regulation and high efficiency in SoC supplying systems","authors":"Ming-Hsin Huang, Hong-Wei Huang, Jiun-Yan Peng, Tzung-Ling Tsai, Min-Chin Lee, Ching-Sung Wang, Ke-Horng Chen","doi":"10.1109/MWSCAS.2007.4488644","DOIUrl":"https://doi.org/10.1109/MWSCAS.2007.4488644","url":null,"abstract":"A compact size and high efficient single-inductor dual-output (SIDO) DC-DC converter is proposed. Generally speaking, it is important to implement DC-DC converters with minimized components and small footprint area. However, large external compensated resistors and capacitors are required to stabilize DC-DC converters. The proposed SIDO DC-DC converter not only provides dual output sources but also has minimized cross regulation without using any external compensated components. Importantly, our proposed mode-switch technique corrects the mistakes in the previous design [1], which didn't mention the unstable condition. Besides, owing to dynamically adjusting DC current level like CCM operation, the SIDO DC-DC converter achieves high conversion efficiency. Experimental results show a high efficiency from 85% at light load condition to 94% at heavy load condition.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"30 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122683369","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Adaptive digital linearization of a DRP based edge transmitter for cellular handsets 基于DRP的手机边缘发射机的自适应数字线性化
2007 50th Midwest Symposium on Circuits and Systems Pub Date : 2007-08-01 DOI: 10.1109/MWSCAS.2007.4488676
K. Waheed, S. Ba
{"title":"Adaptive digital linearization of a DRP based edge transmitter for cellular handsets","authors":"K. Waheed, S. Ba","doi":"10.1109/MWSCAS.2007.4488676","DOIUrl":"https://doi.org/10.1109/MWSCAS.2007.4488676","url":null,"abstract":"The digital RF processor (DRP) based EDGE small- signal polar transmitter utilizes a highly non-linear digitally controlled pre-power amplifier (DPA) for on-chip combination of the amplitude and phase modulation paths. This complex signal drives an off-chip power amplifier (PA), optimized for power added efficiency (PAE), causing further degradation in the linearity of transmission. We propose an effective adaptive predistortion scheme that takes advantage of the time division duplex (TDD) nature of the EDGE modulation and uses the on-chip receiver as a feedback path during transmission. The proposed linearization technique features automatic calibration of nominal AM-AM and AM-PM look-up tables (LUT). The temporal variations primarily caused by temperature, aging, impedance and voltage changes are compensated by an incremental predistortion function that is periodically adapted using a low complexity iterative algorithm. The proposed predistortion technique improves the EDGE TX error vector magnitude (EVM) contribution from -20 dB (or 10%) in absence of predistortion to -67 dB (0.04%) while the adjacent channel power ratio (ACPR) at 400 kHz offset improves from -46 dBc to -69 dBc.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"42 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122931545","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
Reducing power in memory decoders by means of selective precharge schemes 通过选择性预充电方案降低存储器解码器的功率
2007 50th Midwest Symposium on Circuits and Systems Pub Date : 2007-08-01 DOI: 10.1109/MWSCAS.2007.4488724
M. A. Turi, J. Delgado-Frías
{"title":"Reducing power in memory decoders by means of selective precharge schemes","authors":"M. A. Turi, J. Delgado-Frías","doi":"10.1109/MWSCAS.2007.4488724","DOIUrl":"https://doi.org/10.1109/MWSCAS.2007.4488724","url":null,"abstract":"Two novel memory decoder designs for reducing energy consumption and delay are presented in this paper. These two decoding schemes are compared to the conventional NOR decoder. Fewer word lines are charged and discharged by the proposed schemes which leads to less energy dissipation. Energy, delay, and area calculations are provided for all three designs under analysis. The two novel decoder schemes range from dissipating 3.9% to 23.6% of the energy dissipated by the conventional decoder. The delays of these designs are 80.8% of the conventional decoder delay. Simulations of the three decoders are performed using a 90 nm CMOS technology.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"10 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123927526","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信