ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference最新文献_第6页

An impedance-tracking battery-less arbitrary-waveform neurostimulator with load-adaptive 20V voltage compliance 具有负载自适应20V电压顺应性的阻抗跟踪无电池任意波形神经刺激器

ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference Pub Date : 2016-09-01 DOI: 10.1109/ESSCIRC.2016.7598283

Hossein Kassiri, Gairik Dutta, N. Soltani, Chang Liu, Yu Hu, R. Genov

引用次数: 6

An 18Gbps polymer microwave fiber (PMF) communication link in 40nm CMOS 40nm CMOS中18Gbps聚合物微波光纤(PMF)通信链路

ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference Pub Date : 2016-09-01 DOI: 10.1109/ESSCIRC.2016.7598346

Niels Van Thienen, Yang Zhang, Maxime De Wit, P. Reynaert

引用次数: 38

Bang-bang digital PLLs 砰砰数字锁相环

ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference Pub Date : 2016-09-01 DOI: 10.1109/ESSCIRC.2016.7598309

S. Levantino

引用次数: 9

A 9.8b-ENOB 5.5fJ/step fully-passive compressive sensing SAR ADC for WSN applications 用于WSN应用的9.8b-ENOB 5.5fJ/阶跃全无源压缩感知SAR ADC

ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference Pub Date : 2016-09-01 DOI: 10.1109/ESSCIRC.2016.7598250

Wenjuan Guo, Nan Sun

引用次数: 3

Design of broadband mm-wave and THz frequency doublers 宽带毫米波和太赫兹倍频器的设计

ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference Pub Date : 2016-09-01 DOI: 10.1109/ESSCIRC.2016.7598318

Hamidreza Aghasi, E. Afshari

引用次数: 8

A 0.2–11.7GHz, high accuracy injection-locking multi-phase generation with mixed analog/digital calibration loops in 28nm FDSOI CMOS 一种基于28nm FDSOI CMOS的0.2-11.7GHz高精度注入锁定多相发生器，具有混合模拟/数字校准环路

ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference Pub Date : 2016-09-01 DOI: 10.1109/ESSCIRC.2016.7598310

G. Anzalone, E. Monaco, G. Albasini, S. Erba, A. Mazzanti

引用次数: 5

Register file circuits and post-deployment framework to monitor aging effects in field 注册文件电路和部署后框架，以监测现场老化效应

ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference Pub Date : 2016-09-01 DOI: 10.1109/ESSCIRC.2016.7598332

Teng Yang, P. Kinget, Mingoo Seok

引用次数: 6

A 128 kb single-bitline 8.4 fJ/bit 90MHz at 0.3V 7T sense-amplifierless SRAM in 28 nm FD-SOI 一个128 kb单线8.4 fJ/bit 90MHz, 0.3V 7T无感测放大器的28 nm FD-SOI SRAM

ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference Pub Date : 2016-09-01 DOI: 10.1109/ESSCIRC.2016.7598333

B. Mohammadi, O. Andersson, J. Nguyen, L. Ciampolini, A. Cathelin, J. Rodrigues

引用次数: 8

30% static power improvement on ARM Cortex®-A53 using static biasing-anticipation 使用静态偏置预估，ARM Cortex®-A53的静态功率提高30%

ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference Pub Date : 2016-09-01 DOI: 10.1109/ESSCIRC.2016.7598237

F. Abouzeid, C. Bernicot, S. Clerc, J. Daveau, G. Gasiot, D. Noblet, Dimitri Soussan, P. Roche

引用次数: 4

A highly tunable 65-nm CMOS LIF neuron for a large scale neuromorphic system 用于大规模神经形态系统的高可调谐65纳米CMOS LIF神经元

ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference Pub Date : 2016-09-01 DOI: 10.1109/ESSCIRC.2016.7598245

Syed Ahmed Aamir, Paul Müller, Andreas Hartel, J. Schemmel, K. Meier

{"title":"A highly tunable 65-nm CMOS LIF neuron for a large scale neuromorphic system","authors":"Syed Ahmed Aamir, Paul Müller, Andreas Hartel, J. Schemmel, K. Meier","doi":"10.1109/ESSCIRC.2016.7598245","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2016.7598245","url":null,"abstract":"We present the design and measurement of a continuous-time, accelerated, reconfigurable Leaky Integrate and Fire (LIF) neuron model emulated in 65-nm CMOS technology. The neuron circuit is designed as a sub-circuit of our highly integrated neuromorphic prototype chip, the “HICANN-DLS”. The design is geared towards testability and debug features, as well as area and power efficiency. Each neuron in the array integrates current from a multitude of input synapses onto an RC integrator within the synaptic input sub-circuit, where a variable resistor tunes the synaptic time constant. Linear transconductors convert voltage into an equivalent current as well as modeling the leak term, while a pulse generator circuit evokes a digital spike event. Our measurements show that the neuron successfully integrates input synaptic events ranging from a few nA to greater than 10 µA and tunes a wide range of tunable synaptic and membrane time constants. A higher membrane dynamic range of up to 1100 mV, and longer refractory times can be achieved, operating 1000 times faster than biological real-time. The design of the neuron simplifies calibration and reduces the mismatch, as multiple die measurements indicate. We demonstrate a one-to-one correspondence to software simulation for a typical computational model neuron. Due to the wide tunable range, the neuron is to be our general-purpose element of our second generation flexible neuromorphic platform for a variety of computational models.","PeriodicalId":246471,"journal":{"name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131525675","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 36