发布求助
文献互助 智能选刊 最新文献

2011 Proceedings of the ESSCIRC (ESSCIRC)最新文献

筛选
英文 中文
A low power all-digital signal component separator for uneven multi-level LINC systems 一种低功耗全数字信号分量分离器，适用于非均匀多级LINC系统
2011 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2011-10-13 DOI: 10.1109/ESSCIRC.2011.6044992
Tsan-Wen Chen, Ping-Yuan Tsai, Dieter De Moitie, J. Yu, Chen-Yi Lee
{"title":"A low power all-digital signal component separator for uneven multi-level LINC systems","authors":"Tsan-Wen Chen, Ping-Yuan Tsai, Dieter De Moitie, J. Yu, Chen-Yi Lee","doi":"10.1109/ESSCIRC.2011.6044992","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2011.6044992","url":null,"abstract":"This paper presents an all-digital signal component separator (SCS) with low power overhead for uneven multilevel LINC (UMLINC) systems, including a multi-level phase calculator (MLPC) and a digitally-control phase shifter (DCPS) pair. The optimal gain level with branch mismatch consideration is proposed to achieve maximal average efficiency 44.82%. This SCS chip is manufactured in 90 nm standard CMOS process with an active area 0.5 mm2. The required phases of branch signals and PA gain controls can be calculated by the proposed MLPC. Instead of four DACs, the DCPS pair with a continuous PVT monitor is also proposed to generate the phase-modulated signals accurately at IF frequency 80 MHz with 8-bit resolution. By applying voltage scaling and source gating on DSP functions and DCPSs respectively, 81.32% power cost of SCS can be reduced, and the overall power is only 0.65 mW. With the proposed SCS, the EVM of −31.06 dB using 64-QAM OFDM signals can be achieved for high-efficiency UMLINC systems.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133257259","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
12% Power reduction by within-functional-block fine-grained adaptive dual supply voltage control in logic circuits with 42 voltage domains 在具有42个电压域的逻辑电路中，通过功能块内细粒度自适应双电源电压控制降低12%的功率
2011 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2011-10-13 DOI: 10.1109/ESSCIRC.2011.6044897
A. Muramatsu, T. Yasufuku, M. Nomura, M. Takamiya, H. Shinohara, T. Sakurai
{"title":"12% Power reduction by within-functional-block fine-grained adaptive dual supply voltage control in logic circuits with 42 voltage domains","authors":"A. Muramatsu, T. Yasufuku, M. Nomura, M. Takamiya, H. Shinohara, T. Sakurai","doi":"10.1109/ESSCIRC.2011.6044897","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2011.6044897","url":null,"abstract":"Within-functional-block fine-grained adaptive dual supply voltage control (FADVC) is proposed to reduce the power of CMOS logic circuits. Both process and design variations within a functional block are compensated by the fine-grained supply voltage (V<inf>DD</inf>) control to minimize power at fixed clock frequency. In the 40-nm test chips, the layout of a data encryption core is divided into 6×7 voltage domains. Both high V<inf>DD</inf> (V<inf>DDH</inf>) and low V<inf>DD</inf> (V<inf>DDL</inf>) are supplied to each power domain and either V<inf>DDH</inf> or V<inf>DDL</inf> is adaptively selected according to the setup error warning signals generated by canary flip-flops. Compared with the conventional single V<inf>DD</inf> operation, the proposed FADVC reduced the power by 12% at 1-MHz clock in the measurement.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127159724","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
A fully digital delay-line based GHz-range multimode transmitter front-end in 65-nm CMOS 基于全数字延迟线的65纳米CMOS ghz范围多模发射机前端
2011 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2011-10-13 DOI: 10.1109/ESSCIRC.2011.6044990
Pieter A. J. Nuyts, P. Singerl, F. Dielacher, P. Reynaert, W. Dehaene
{"title":"A fully digital delay-line based GHz-range multimode transmitter front-end in 65-nm CMOS","authors":"Pieter A. J. Nuyts, P. Singerl, F. Dielacher, P. Reynaert, W. Dehaene","doi":"10.1109/ESSCIRC.2011.6044990","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2011.6044990","url":null,"abstract":"A fully digital up-converter for wireless transmission in the GHz range is presented. The system consists of a polar modulator which uses PWM for the amplitude modulator (AM). Phase modulation (PM) is implemented by shifting the carrier in time. Both the PWM and the PM are implemented using asynchronous delay lines which allow time resolutions down to 10 ps without the need for high-frequent clock signals. The system is designed to drive two class-E power amplifiers with a power combiner. It supports a continuous range of carrier frequencies starting at 946 MHz and limited upwards only by the desired resolution. The modulator has been implemented in 65-nm CMOS. Results show error vector magnitude (EVM) values between 1.24% (−38.1 dB) at 946 MHz and 3.98% (−28.0 dB) at 2.4 GHz for 64-QAM OFDM signals.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132885231","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 40
A CMOS IQ direct digital RF modulator with embedded RF FIR-based quantization noise filter 一种CMOS IQ直接数字射频调制器，内置射频fir量化噪声滤波器
2011 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2011-10-13 DOI: 10.1109/ESSCIRC.2011.6044884
Wagdy M. Gaber, P. Wambacq, J. Craninckx, M. Ingels
{"title":"A CMOS IQ direct digital RF modulator with embedded RF FIR-based quantization noise filter","authors":"Wagdy M. Gaber, P. Wambacq, J. Craninckx, M. Ingels","doi":"10.1109/ESSCIRC.2011.6044884","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2011.6044884","url":null,"abstract":"This paper presents a new approach to reduce the out of band quantization noise of Direct Digital RF Modulators (DDRM). The DDRM is organized in a FIR-like configuration to filter the quantization noise in the RX band directly at RF. To demonstrate the principle, a 0.9 GHz FIR IQ DDRM has been integrated in 130 nm CMOS. The transmitter achieves more than 22 dB reduction in the quantization noise floor to reach −152 dBc/Hz@20 MHz with a 200 KHz baseband tone. The actual DDRM is capable of both amplitude and phase modulation by using a new four-phases IQ architecture. This results in a reduced power consumption and chip area. The transmitter consumes 94 mW from a 2.7 V supply and achieves an average output power of 9.5 dBm. Leakage into the adjacent channel and into the next one of −35 dB and −53 dB, respectively have been measured for a 10 MHz OFDM signal. It also achieves −27.2 dB EVM with a 64QAM input signal.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133746374","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 36
A 3.6mW @ 1.2V high linear 8th-order CMOS complex filter for IEEE 802.15.4 standard 一个3.6mW @ 1.2V高线性8阶CMOS复杂滤波器，适用于IEEE 802.15.4标准
2011 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2011-10-13 DOI: 10.1109/ESSCIRC.2011.6044924
A. Villegas, D. Vázquez, E. Peralías, A. Rueda
{"title":"A 3.6mW @ 1.2V high linear 8th-order CMOS complex filter for IEEE 802.15.4 standard","authors":"A. Villegas, D. Vázquez, E. Peralías, A. Rueda","doi":"10.1109/ESSCIRC.2011.6044924","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2011.6044924","url":null,"abstract":"This paper presents a fully differential 1.2V 8th-order inverter-based gm-C complex filter with 2.4MHz bandwidth and centered at 2.5MHz, designed in a 90nm CMOS technology. Tuning is carried out through voltage controlled capacitors instead of transconductors, resulting in a significant improvement in terms of linearity. The filter presents attractive attributes in terms of power, IRR, SFDR, noise and selectivity, demonstrated by experimental measurements from a fabricated prototype.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"34 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132121122","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
A 4mW 1 GS/s continuous-time ΔΣ modulator with 15.6MHz bandwidth and 67 dB dynamic range 4mW 1 GS/s连续时间ΔΣ调制器，带宽15.6MHz，动态范围67db
2011 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2011-10-13 DOI: 10.1109/ESSCIRC.2011.6044956
Ankesh Jain, Muthusubramanian Venkateswaran, S. Pavan
{"title":"A 4mW 1 GS/s continuous-time ΔΣ modulator with 15.6MHz bandwidth and 67 dB dynamic range","authors":"Ankesh Jain, Muthusubramanian Venkateswaran, S. Pavan","doi":"10.1109/ESSCIRC.2011.6044956","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2011.6044956","url":null,"abstract":"We present architectural and circuit design details of a single-bit continuous-time ΔΣ modulator in 0.13 μm CMOS sampling at 1 GS/s. The “assisted opamp technique” is used to obtain high linearity with low power consumption. Analysis of the effects of timing-skew between the feedback and assistant DACs is given. The converter achieves a dynamic range of 67 dB in 15.6 MHz bandwidth and consumes 4 mW. The figure of merit (FOM) of the modulator is 93 fJ/level.1","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"398 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134621586","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
A 0.47–1.6mW 5bit 0.5–1GS/s time-interleaved SAR ADC for low-power UWB radios 用于低功率UWB无线电的0.47-1.6mW 5bit 0.5-1GS /s时间交错SAR ADC
2011 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2011-10-13 DOI: 10.1109/ESSCIRC.2011.6044886
P. Harpe, B. Busze, K. Philips, H. D. Groot
{"title":"A 0.47–1.6mW 5bit 0.5–1GS/s time-interleaved SAR ADC for low-power UWB radios","authors":"P. Harpe, B. Busze, K. Philips, H. D. Groot","doi":"10.1109/ESSCIRC.2011.6044886","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2011.6044886","url":null,"abstract":"This paper presents a 16-channel time-interleaved 5-bit asynchronous SAR ADC for UWB radios. It proposes 400aF unit capacitors, offset calibration, a self-resetting comparator and a distributed clock divider to optimize the performance. The prototype in 90nm CMOS occupies only 0.11mm2 including decoupling capacitors. Two relevant modes for UWB are supported: 0.5GS/s at 0.75V supply, and 1GS/s at 1V supply with 0.47mW and 1.6mW power consumption respectively. With an ENOB of 4.7 and 4.8bit, this leads to energy efficiencies of 36 and 57fJ/conversion-step. Compared to prior-art, state-of-the-art efficiency is achieved without relying on complex calibration schemes.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131481281","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 17
A fully-digital, 0.3V, 270 nW capacitive sensor interface without external references 全数字，0.3V, 270 nW电容式传感器接口，无外部参考
2011 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2011-10-13 DOI: 10.1109/ESSCIRC.2011.6044963
Hans Danneels, Kristof Coddens, G. Gielen
{"title":"A fully-digital, 0.3V, 270 nW capacitive sensor interface without external references","authors":"Hans Danneels, Kristof Coddens, G. Gielen","doi":"10.1109/ESSCIRC.2011.6044963","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2011.6044963","url":null,"abstract":"This paper presents a fully-digital capacitive sensor interface. By directly transforming the sensor value instead of using an intermediate step in the voltage domain, the architecture can cope with very low signal swings. An implementation for barometric pressure sensing with a supply voltage of 0.3 V demonstrates the benefits. With a power consumption of only 270 nW and an acquisition time of 1 ms, an ENOB of 6.1 is obtained, resulting in a FOM of 2.1 pJ/conv for the entire interface. This is at least an order of magnitude better than current state-of-the-art implementations.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"99 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122732952","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 85
A fully autonomous pulsed synchronous charge extractor for high-voltage piezoelectric harvesters 用于高压压电收割机的全自主脉冲同步电荷提取器
2011 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2011-10-13 DOI: 10.1109/ESSCIRC.2011.6044984
T. Hehn, D. Maurath, F. Hagedorn, Djordje Marinkovic, I. Kuehne, A. Frey, Y. Manoli
{"title":"A fully autonomous pulsed synchronous charge extractor for high-voltage piezoelectric harvesters","authors":"T. Hehn, D. Maurath, F. Hagedorn, Djordje Marinkovic, I. Kuehne, A. Frey, Y. Manoli","doi":"10.1109/ESSCIRC.2011.6044984","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2011.6044984","url":null,"abstract":"This paper presents a fully autonomous, self-adjusting pulsed synchronous charge extractor chip optimized for piezoelectric harvesters with an output voltage from 3V to 18V. The chip which has been fabricated in a 0.35 μm CMOS process is supplied exclusively by the buffer capacitor where the harvested energy is stored in. Due to the low power consumption, the chip can handle a minimum piezo output power of 30μW. The system performs a startup from an uncharged buffer capacitor and operates in the adaptive mode at storage buffer voltages from 1.4 V to 5V. The implementation of the improved switching technique increases the chip efficiency by up to 15% compared to the commonly used Synchronous Electric Charge Extraction technique and enables the chip efficiency to reach values of up to 90%.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117056261","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 17
A 128-channel, 9ps column-parallel two-stage TDC based on time difference amplification for time-resolved imaging 基于时间分辨成像的128通道9ps柱并联两级TDC
2011 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2011-10-13 DOI: 10.1109/ESSCIRC.2011.6044929
S. Mandai, E. Charbon
{"title":"A 128-channel, 9ps column-parallel two-stage TDC based on time difference amplification for time-resolved imaging","authors":"S. Mandai, E. Charbon","doi":"10.1109/ESSCIRC.2011.6044929","DOIUrl":"https://doi.org/10.1109/ESSCIRC.2011.6044929","url":null,"abstract":"This paper proposes a 128-channel column-parallel two-stage time-to-digital converter (TDC) utilizing a time difference amplifier (TDA) and shows measurement results with a 0.35um CMOS process. The 1st stage operates as a coarse TDC, the time residue which is not converted in the 1st stage is amplified by a TDA, then converted by the 2nd stage TDC. As the gain of the time difference amplifier can be adjusted from 8.6 to 21.6, the time resolution of the TDC can be tuned from 22.4ps to 8.9ps. The time resolution variation due to PVT effects is ±12% without compensation, however calibration can be used to compensate for this variation.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"500 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123196196","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 24
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信
小红书