发布求助
文献互助 智能选刊 最新文献

Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)最新文献

筛选
英文 中文
A low-power highly-integrated MPEG1/2 audio layer 3 (MP3) decoder for CD-based systems 一个低功耗的高集成MPEG1/2音频层3 (MP3)解码器，用于基于cd的系统
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Pub Date : 2002-08-07 DOI: 10.1109/CICC.2002.1012791
H. Cloetens, R. Hahn, B. Hooser, F. Lenke
{"title":"A low-power highly-integrated MPEG1/2 audio layer 3 (MP3) decoder for CD-based systems","authors":"H. Cloetens, R. Hahn, B. Hooser, F. Lenke","doi":"10.1109/CICC.2002.1012791","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012791","url":null,"abstract":"The system design and the chip implementation aspects of an MPEG1/2 audio layer 3 (MP3) decoder chip suitable for Compact Disc (CD) based systems is discussed. A new innovative chip architecture is presented which addresses the low-power requirements of portable applications. This utilizes an optimum split between control processing tasks and signal processing code. The architecture was implemented using a synthesizable System-on-a-Chip approach. The chip has been fabricated in 0.18 /spl mu/m CMOS technology. The silicon area is 16 mm/sup 2/ and operates at a minimum of 140 MHz, achieving up to 80 hours of playtime. This low-power approach outperforms other commercially available solutions.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"21 4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130783944","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA and customisable I/O 具有可动态扩展的嵌入式微处理器、FPGA和可定制I/O的可重构系统
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Pub Date : 2002-08-07 DOI: 10.1109/CICC.2002.1012757
M. Borgatti, F. Lertora, B. Forêt, L. Cali
{"title":"A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA and customisable I/O","authors":"M. Borgatti, F. Lertora, B. Forêt, L. Cali","doi":"10.1109/CICC.2002.1012757","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012757","url":null,"abstract":"A system-chip targeting image and voice processing and recognition application domains is implemented as a representative of the potential of using programmable logic in system design. It features an embedded reconfigurable processor built by joining a configurable and extensible processor core and a SRAM-based embedded FPGA. Application-specific bus-mapped coprocessors and flexible I/O peripherals and interfaces can also be added and dynamically modified by reconfiguring the embedded FPGA. The architecture of the system is discussed as well as the design flows for pre- and post-silicon design and customisation. The silicon area required by the system is 20 mm/sup 2/ in a 0.18 /spl mu/m CMOS technology. The embedded FPGA accounts for about 40% of the system area.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129889177","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 69
Digital techniques for improved /spl Delta//spl Sigma/ data conversion 改进的/spl Delta//spl Sigma/数据转换的数字技术
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Pub Date : 2002-08-07 DOI: 10.1109/CICC.2002.1012794
José B. Silva, Xuesheng Wang, P. Kiss, U. Moon, G. Temes
{"title":"Digital techniques for improved /spl Delta//spl Sigma/ data conversion","authors":"José B. Silva, Xuesheng Wang, P. Kiss, U. Moon, G. Temes","doi":"10.1109/CICC.2002.1012794","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012794","url":null,"abstract":"Two digital techniques are described in this tutorial, both aimed at improving the accuracy of delta-sigma data converters. The first one corrects adaptively for mismatch errors in a MASH ADC, while the other acquires and then corrects for the nonlinearity of the internal multibit DAC used in the ADC.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124199072","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 25
Passive closed-form time-domain macromodels for on-chip distributed RC interconnects 片上分布式RC互连的无源封闭时域宏模型
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Pub Date : 2002-08-07 DOI: 10.1109/CICC.2002.1012892
A. Dounavis, R. Achar, M. Nakhla
{"title":"Passive closed-form time-domain macromodels for on-chip distributed RC interconnects","authors":"A. Dounavis, R. Achar, M. Nakhla","doi":"10.1109/CICC.2002.1012892","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012892","url":null,"abstract":"This paper presents a closed-form passive time-domain macromodeling algorithm for multiport distributed RC interconnect networks. The method offers an efficient means to discretize RC distributed interconnects compared to the conventional lumped discretization while preserving the passivity of the macromodel. In the proposed method, coefficients describing the discrete time-domain macromodel are computed using closed-form matrix rational approximation of exponential matrices and can be computed a priori. The proposed model is suitable for inclusion in general purpose circuit simulators such as SPICE and overcomes the mixed frequency/time simulation difficulties encountered during transient analysis.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132948241","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
PipeRench: A virtualized programmable datapath in 0.18 micron technology PipeRench:采用0.18微米技术的虚拟化可编程数据路径
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Pub Date : 2002-08-07 DOI: 10.1109/CICC.2002.1012767
H. Schmit, David Whelihan, Andrew Tsai, M. Moe, B. Levine, R. Taylor
{"title":"PipeRench: A virtualized programmable datapath in 0.18 micron technology","authors":"H. Schmit, David Whelihan, Andrew Tsai, M. Moe, B. Levine, R. Taylor","doi":"10.1109/CICC.2002.1012767","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012767","url":null,"abstract":"PipeRench is a programmable datapath that can be used to accelerate numerically intensive applications. The unique aspect of PipeRench is its ability to virtualize hardware through self-managed dynamic reconfiguration. This capability provides application portability and scalability without redesign or recompilation. This paper describes the implementation of PipeRench in a 0.18 micron process. The implementation has 3.65 million transistors and runs at 120 MHz. Performance is competitive with high-end commercial DSP architectures and more than five times faster than a commercial microprocessor. Executing at 33 MHz, an FIR filter without virtualization consumes 519 mW. When virtualization is required, the implementation consumes approximately 675 mW.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114622842","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 169
An 80 MHz 8th-order bandpass /spl Delta//spl Sigma/-modulator with a 75 dB SNDR for IS-95 80mhz 8阶带通/spl Delta//spl Sigma/-调制器，SNDR为75 dB，适用于IS-95
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Pub Date : 2002-08-07 DOI: 10.1109/CICC.2002.1012793
T. Salo, S. Lindfors, K. Halonen
{"title":"An 80 MHz 8th-order bandpass /spl Delta//spl Sigma/-modulator with a 75 dB SNDR for IS-95","authors":"T. Salo, S. Lindfors, K. Halonen","doi":"10.1109/CICC.2002.1012793","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012793","url":null,"abstract":"A fully-differential 8th-order cascade bandpass /spl Delta//spl Sigma/-modulator is presented. The circuit is implemented using only two opamps and operates at a sampling frequency of 80 MHz. The circuit can be used in an IF-receiver to combine frequency downconversion with analog to digital conversion by directly sampling an input signal from an intermediate frequency of 60 MHz to a digital intermediate frequency of 20 MHz. The measured peak SNDR is 75 dB for a 1.25 MHz bandwidth (IS-95). The circuit is implemented with a 0.35 /spl mu/m CMOS technology and consumes 37 mW from a 3.0 V supply.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"45 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125083527","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A 2GHz quadrature hybrid implemented in CMOS technology 采用CMOS技术实现的2GHz正交混合电路
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Pub Date : 2002-08-07 DOI: 10.1109/CICC.2002.1012817
R. Frye, S. Kapur, R. Melville
{"title":"A 2GHz quadrature hybrid implemented in CMOS technology","authors":"R. Frye, S. Kapur, R. Melville","doi":"10.1109/CICC.2002.1012817","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012817","url":null,"abstract":"We have derived a lumped-element circuit from its coupled line counterpart for a 90/spl deg/, 3dB hybrid coupler. We discuss the uses, design, and characteristics of such circuits in CMOS technology. We show measured characteristics of an example 50/spl Omega/, 2GHz coupler with 65dB of image rejection, 18dB of directivity and a 4.7dB noise figure.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"143 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127213124","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 111
A ROM compression method for continuous data 连续数据的ROM压缩方法
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Pub Date : 2002-08-07 DOI: 10.1109/CICC.2002.1012780
Byung‐Do Yang, L. Kim
{"title":"A ROM compression method for continuous data","authors":"Byung‐Do Yang, L. Kim","doi":"10.1109/CICC.2002.1012780","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012780","url":null,"abstract":"A new ROM compression method for continuous data is proposed. The proposed method is based on two proposed algorithms. The first one is a region select ROM compression algorithm which stores only regions including data after dividing data into many small regions by magnitude and address. The second is a quantization ROM and error ROM compression algorithm which divides data into quantized data and their errors. Using these algorithms, 40/spl sim/60% ROM size reductions are achieved for various continuous data.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"150 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115671280","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization 一个信号完整性驱动的缓冲器插入技术，用于后路由噪声和延迟优化
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Pub Date : 2002-08-07 DOI: 10.1109/CICC.2002.1012759
Krishnasis Chakraborty, D. Long, J. Fishburn, K. Singhal, Lun Ye, C. Ortiz
{"title":"A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization","authors":"Krishnasis Chakraborty, D. Long, J. Fishburn, K. Singhal, Lun Ye, C. Ortiz","doi":"10.1109/CICC.2002.1012759","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012759","url":null,"abstract":"Buffer insertion can be used very successfully for mitigation of crosstalk noise while simultaneously optimizing the effect of the insertion on the path delay. A vast majority of nets with crosstalk problems can be fixed by adding only a few buffers. This causes negligible place-and-route perturbations and allows for a convergent noise-loop closure methodology. This paper presents a novel algorithm for combining signal-integrity analysis with buffer insertion for noise and delay optimization after place-and-route.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"486 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114001855","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Measurement results of on-chip IR-drop 片上红外降的测量结果
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Pub Date : 2002-08-07 DOI: 10.1109/CICC.2002.1012897
Kazutoshi Kobayashi, Junji Yamaguchi, H. Onodera
{"title":"Measurement results of on-chip IR-drop","authors":"Kazutoshi Kobayashi, Junji Yamaguchi, H. Onodera","doi":"10.1109/CICC.2002.1012897","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012897","url":null,"abstract":"This paper describes measurement results of on-chip IR-drop. An IR-drop measurement circuit is implemented in an LSI. It can sense the voltage drop of a power node to alter a reference voltage and clock timing. A measured waveform can be obtained automatically by using the Shmoo plot functionality of an LSI tester. Measuring two different nodes along a VDD line, differential IR-drop waveforms can be successfully obtained.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131951127","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信