{"title":"一个低功耗的高集成MPEG1/2音频层3 (MP3)解码器,用于基于cd的系统","authors":"H. Cloetens, R. Hahn, B. Hooser, F. Lenke","doi":"10.1109/CICC.2002.1012791","DOIUrl":null,"url":null,"abstract":"The system design and the chip implementation aspects of an MPEG1/2 audio layer 3 (MP3) decoder chip suitable for Compact Disc (CD) based systems is discussed. A new innovative chip architecture is presented which addresses the low-power requirements of portable applications. This utilizes an optimum split between control processing tasks and signal processing code. The architecture was implemented using a synthesizable System-on-a-Chip approach. The chip has been fabricated in 0.18 /spl mu/m CMOS technology. The silicon area is 16 mm/sup 2/ and operates at a minimum of 140 MHz, achieving up to 80 hours of playtime. This low-power approach outperforms other commercially available solutions.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"21 4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A low-power highly-integrated MPEG1/2 audio layer 3 (MP3) decoder for CD-based systems\",\"authors\":\"H. Cloetens, R. Hahn, B. Hooser, F. Lenke\",\"doi\":\"10.1109/CICC.2002.1012791\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The system design and the chip implementation aspects of an MPEG1/2 audio layer 3 (MP3) decoder chip suitable for Compact Disc (CD) based systems is discussed. A new innovative chip architecture is presented which addresses the low-power requirements of portable applications. This utilizes an optimum split between control processing tasks and signal processing code. The architecture was implemented using a synthesizable System-on-a-Chip approach. The chip has been fabricated in 0.18 /spl mu/m CMOS technology. The silicon area is 16 mm/sup 2/ and operates at a minimum of 140 MHz, achieving up to 80 hours of playtime. This low-power approach outperforms other commercially available solutions.\",\"PeriodicalId\":209025,\"journal\":{\"name\":\"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)\",\"volume\":\"21 4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2002.1012791\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2002.1012791","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
摘要
讨论了一种适用于CD系统的MPEG1/2音频三层(MP3)解码器芯片的系统设计和芯片实现。提出了一种新颖的芯片结构,以满足便携式应用的低功耗要求。这利用了控制处理任务和信号处理代码之间的最佳分割。该体系结构采用可合成的片上系统方法实现。该芯片采用0.18 /spl μ m CMOS工艺制造。硅面积为16 mm/sup 2/,工作频率最低为140 MHz,可实现长达80小时的播放时间。这种低功耗方法优于其他商业上可用的解决方案。
A low-power highly-integrated MPEG1/2 audio layer 3 (MP3) decoder for CD-based systems
The system design and the chip implementation aspects of an MPEG1/2 audio layer 3 (MP3) decoder chip suitable for Compact Disc (CD) based systems is discussed. A new innovative chip architecture is presented which addresses the low-power requirements of portable applications. This utilizes an optimum split between control processing tasks and signal processing code. The architecture was implemented using a synthesizable System-on-a-Chip approach. The chip has been fabricated in 0.18 /spl mu/m CMOS technology. The silicon area is 16 mm/sup 2/ and operates at a minimum of 140 MHz, achieving up to 80 hours of playtime. This low-power approach outperforms other commercially available solutions.