发布求助
文献互助 智能选刊 最新文献

[Proceedings] EURO ASIC `90最新文献

筛选
英文 中文
VHDL-Forum for CAD in Europe: an engineering & scientific point of view vhdl - CAD论坛在欧洲:一个工程和科学的观点
[Proceedings] EURO ASIC `90 Pub Date : 1990-05-29 DOI: 10.1109/EASIC.1990.207932
A. Hohl
{"title":"VHDL-Forum for CAD in Europe: an engineering & scientific point of view","authors":"A. Hohl","doi":"10.1109/EASIC.1990.207932","DOIUrl":"https://doi.org/10.1109/EASIC.1990.207932","url":null,"abstract":"As it is well known, the development of the hardware description language (HDL) VHDL was started in 1980 sponsored by the US Department of Defense. Today VHDL has become an important topic in research development, and CAE fields in the US as well as in Europe. Because of this development, user groups were established during the last years, namely the VHD Users' Group (US) and the VHDL-Forum for CAD in Europe. This paper is aimed at emphasizing the engineering and scientific point of view toward the activities of the VHDL-Forum for CAD in Europe.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"2007 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128173026","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Progress in DSP design automation DSP设计自动化的进展
[Proceedings] EURO ASIC `90 Pub Date : 1990-05-29 DOI: 10.1109/EASIC.1990.207952
S.G. Smith, R. Morgan, J. Payne
{"title":"Progress in DSP design automation","authors":"S.G. Smith, R. Morgan, J. Payne","doi":"10.1109/EASIC.1990.207952","DOIUrl":"https://doi.org/10.1109/EASIC.1990.207952","url":null,"abstract":"Although digital signal processing is emerging as a major technological applications area, one has yet to witness the flourish of integrated-circuit design automation techniques which accompanied the recent boom in the computer industry. A potential catalyst to bring this about is the nascent field of high-level synthesis, which promises to furnish conventional datapath architectures with the power of parallelism and pipelining. This paper reports progress in a high-level IC design tool intended specifically for DSP users, now more than one year in development. While parallelism and pipelining are naturally exploited, novel use is made of synthesis techniques at bit-level, which brings both advantages and disadvantages in comparison to high-level synthesis. The approach is powerful and efficient in high-throughput, fixed-function applications.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"143 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124546547","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Designing an ASIC with the VLSI Technology ASIC synthesizer 基于VLSI技术的ASIC合成器设计
[Proceedings] EURO ASIC `90 Pub Date : 1990-05-29 DOI: 10.1109/EASIC.1990.207950
V. Grimblatt-Hinzpeter, C. Kingsley
{"title":"Designing an ASIC with the VLSI Technology ASIC synthesizer","authors":"V. Grimblatt-Hinzpeter, C. Kingsley","doi":"10.1109/EASIC.1990.207950","DOIUrl":"https://doi.org/10.1109/EASIC.1990.207950","url":null,"abstract":"Gives an overview of the VLSI Technology ASIC synthesizer. It is a synthesis tool that is able to compile whole chips from a hardware description language specification. Synthesis tools like this will increase the productivity of chip design to such an extent that current techniques of circuit design will someday be obsolete. The authors describe in this paper the capabilities that the ASIC Synthesizer has, the development phases and some applications.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"267 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127871570","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A framework for performance and knowledge-based control of basic designs 基本设计的性能和基于知识的控制框架
[Proceedings] EURO ASIC `90 Pub Date : 1990-05-29 DOI: 10.1109/EASIC.1990.207976
B. Kaminska, F. Mheir-El-Saadi
{"title":"A framework for performance and knowledge-based control of basic designs","authors":"B. Kaminska, F. Mheir-El-Saadi","doi":"10.1109/EASIC.1990.207976","DOIUrl":"https://doi.org/10.1109/EASIC.1990.207976","url":null,"abstract":"The object of this paper is to propose an ASIC design model that incorporates two aspects: design as a decision-making process and expert-like knowledge-based design control. The authors provide a integrated solution for the following important issues: incremental propagation of design characteristics, checking for design specification violation, evaluation of the quality of a design, and choosing the most appropriate solution. This paper attempts to make a step towards the building of a theoretical framework for knowledge-based design control based on the decision theory and expert systems methodology.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"23 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133011883","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
An ASIC RISC-based I/O processor for computer applications 用于计算机应用的基于ASIC risc的I/O处理器
[Proceedings] EURO ASIC `90 Pub Date : 1990-05-29 DOI: 10.1109/EASIC.1990.207909
R. Cates, J. J. Farrell
{"title":"An ASIC RISC-based I/O processor for computer applications","authors":"R. Cates, J. J. Farrell","doi":"10.1109/EASIC.1990.207909","DOIUrl":"https://doi.org/10.1109/EASIC.1990.207909","url":null,"abstract":"Describes a hard disk controller application and the RISC-based ISA Bus coprocessor called the I/O processor (IOP) from which the hard disk application was developed. The IOP is used as a central element in ISA (Industry Standard Architecture)-based peripheral controller applications. In this specific application, it incorporates a comprehensive set of function blocks in addition to the core 32-bit RISC processor. These include an ISA address decoder, a register file compatible with the PC/AT-compatible hard disk controller, a DRAM controller capable of support 16 M bytes of 32-bit memory, an interrupt controller, a DMA controller, a 2 K-byte ROM and a 512-byte RAM. The IOP has been optimized for application requiring high data transfer rates. Burst data transfers up to 40 M bytes per second may be attained with the RISC processor running at 10 MHz. A paging and interleaving DRAM controller is utilized so that slower DRAMs with 100 nanoseconds access times can be used.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130303193","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
High-level synthesis and optimization strategies in Hercules and Hebe Hercules和Hebe的高级综合和优化策略
[Proceedings] EURO ASIC `90 Pub Date : 1990-05-29 DOI: 10.1109/EASIC.1990.207906
D. Ku, G. De Micheli
{"title":"High-level synthesis and optimization strategies in Hercules and Hebe","authors":"D. Ku, G. De Micheli","doi":"10.1109/EASIC.1990.207906","DOIUrl":"https://doi.org/10.1109/EASIC.1990.207906","url":null,"abstract":"Presents an approach to automated synthesis of digital circuits from behavioral specifications. The system, called Hercules and Hebe, offers many advantages to the designer. First, the system supports constraint-driven synthesis where timing and resource constraints are applied to guide the synthesis decisions. Second, systematic design space exploration is possible, where the designer explores the tradeoff between area and performance to meet the design objectives. Third, logic synthesis techniques are uniformly incorporated within the synthesis framework to provide estimates to guide high-level decisions. Along with a synthesis oriented hardware description language called HardwareC, Hercules/Hebe provides an environment for the design of general synchronous digital circuits, with specific attention to the requirements of ASIC designs. The system has been applied to complex ASIC designs, including the Digital Audio I/O, MAMA, and Bi-Dimensional DCT chips.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122230334","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 25
Architecture and circuit design for DSP-ASIC DSP-ASIC的结构与电路设计
[Proceedings] EURO ASIC `90 Pub Date : 1990-05-29 DOI: 10.1109/EASIC.1990.207910
O. Vainio, H. Tenhunen, J. Nurmi
{"title":"Architecture and circuit design for DSP-ASIC","authors":"O. Vainio, H. Tenhunen, J. Nurmi","doi":"10.1109/EASIC.1990.207910","DOIUrl":"https://doi.org/10.1109/EASIC.1990.207910","url":null,"abstract":"The two alternative design approaches discussed in this paper are dedicated DSP architectures and the core processor based design methodology. By the development of area-efficient high resolution A/D converters, it has become feasible to integrate the analog interface on the same chip with the DSP operations. However, lack of an interdisciplinary high-level CAE environment tends to lengthen the design times of DSP-ASICs.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"70 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125148165","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A versatile translinear cell-library to implement high performance analog ASICs 实现高性能模拟asic的通用跨线性单元库
[Proceedings] EURO ASIC `90 Pub Date : 1990-05-29 DOI: 10.1109/EASIC.1990.207916
A. Fabre, M. Alami
{"title":"A versatile translinear cell-library to implement high performance analog ASICs","authors":"A. Fabre, M. Alami","doi":"10.1109/EASIC.1990.207916","DOIUrl":"https://doi.org/10.1109/EASIC.1990.207916","url":null,"abstract":"A translinear standard-cell approach in the field of analog ASICs is proposed. The translinear circuit principle is first summarized and an overview of the various properties which result from the implementation of translinear circuits is outlined. The concept of an hierarchic library, all in a translinear form, is introduced. Both basic cells, the current mirrors and the translinear mixed loops, appear to be the most important cells from which elementary building blocks (i.e. followers, conveyors. . .) can be implemented. Then, as demonstrated by some illustrative examples, high performance advanced macroblocks (i.e. amplifiers, filters. . .etc.) will be obtained. Simulated results, with SPICE, are given and discussed.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"123 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116600735","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 21
Anatem Version-2-A CMOS timing analyzer for static CMOS networks Anatem Version-2-A CMOS时序分析仪用于静态CMOS网络
[Proceedings] EURO ASIC `90 Pub Date : 1990-05-29 DOI: 10.1109/EASIC.1990.207968
M. Froidevaux
{"title":"Anatem Version-2-A CMOS timing analyzer for static CMOS networks","authors":"M. Froidevaux","doi":"10.1109/EASIC.1990.207968","DOIUrl":"https://doi.org/10.1109/EASIC.1990.207968","url":null,"abstract":"A new timing analyzer has been developed. It is able to work at the transistor level, to be back-annotated from the layout, to deal with sequential and combinational logic. The physical way to model the internal timing behavior of a gate, (RC)int, and the use of the least square method to fit experimental and theoretical results, leads to a global accuracy between 10-15% when compared to Eldo (HENN85), for circuits up to 400 transistors, including any kind of static CMOS gates. The number of transistors analyzed is between 100-300 per second, result of first importance for a product used in a timing optimization loop.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125462661","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Scan design in the Philips ASIC test environment 扫描设计在飞利浦ASIC测试环境下进行
[Proceedings] EURO ASIC `90 Pub Date : 1990-05-29 DOI: 10.1109/EASIC.1990.207971
H. Courjon
{"title":"Scan design in the Philips ASIC test environment","authors":"H. Courjon","doi":"10.1109/EASIC.1990.207971","DOIUrl":"https://doi.org/10.1109/EASIC.1990.207971","url":null,"abstract":"Increasingly complex ASICs need Design For Testability (DFT) techniques to by-pass the test bottleneck. Among the most popular is scan test. The Philips ASIC Test Environment (PATE) includes tools and libraries for scan test and gives ASIC designers a natural approach to DFT. The Philips Components software tools AMSAL and SIMTAP provide Automatic Test Pattern Generation (ATPG) and testability analysis. The silicon overhead due to the scan technique is minimized by dedicated scan flip-flops in the Philips Components ASIC libraries. The PATE approach ensures high quality test vectors and predictable development time from design capture to automatic test vector generation. This paper briefly recalls the basics of scan techniques and then shows their integration in PATE. It finishes with a practical example.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"36 1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123355944","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信