发布求助
文献互助 智能选刊 最新文献

Proceedings of IEEE 3rd Asian Test Symposium (ATS)最新文献

筛选
英文 中文
Delay fault propagation in synchronous sequential circuits 同步顺序电路中的延迟故障传播
Proceedings of IEEE 3rd Asian Test Symposium (ATS) Pub Date : 1994-05-12 DOI: 10.1109/ATS.1994.367259
P. Cavallera, P. Girard, C. Landrault, S. Pravossoudovitch
{"title":"Delay fault propagation in synchronous sequential circuits","authors":"P. Cavallera, P. Girard, C. Landrault, S. Pravossoudovitch","doi":"10.1109/ATS.1994.367259","DOIUrl":"https://doi.org/10.1109/ATS.1994.367259","url":null,"abstract":"The main task of the fault simulation process is to manage the propagation of the fault effects through the circuit. This paper addresses the problem of propagating gate delay faults in synchronous sequential circuits. The rules for propagating such gate delay faults without any restriction on their size and without considering explicitly the fault size, will be established in this paper. These propagation rules are the foundations of the fault simulator we are developing. This fault simulator will be suitable for simulating gate delay fault in synchronous sequential circuits whatever the fault size may be.<<ETX>>","PeriodicalId":182440,"journal":{"name":"Proceedings of IEEE 3rd Asian Test Symposium (ATS)","volume":"110 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-05-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116123119","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Boolean process-an analytical approach to circuit representation 布尔过程——电路表示的一种分析方法
Proceedings of IEEE 3rd Asian Test Symposium (ATS) Pub Date : 1900-01-01 DOI: 10.1109/ATS.1994.367223
Y. Min
{"title":"Boolean process-an analytical approach to circuit representation","authors":"Y. Min","doi":"10.1109/ATS.1994.367223","DOIUrl":"https://doi.org/10.1109/ATS.1994.367223","url":null,"abstract":"One of the most important and challenging problems in today's VLSI design is that of incorporating performance factors in the physical and logical design of VLSI circuits. In order to precisely describe circuit timing behavior, an analytical approach is introduced in this paper. A Boolean process is defined, which is a family of Boolean variables relevant to the time parameter t. A real-valued sample of a Boolean process is a waveform. Any waveform is an expression of a basic waveform. The edge sequence of a waveform is represented by a ladder function. This analytical approach enables us to describe the circuit timing behavior in an accurate way, and is applicable to IC design and test. Interestingly, it is suggested that a test pair with multiple transition might be efficient for delay testing if the initial delay can be controlled.<<ETX>>","PeriodicalId":182440,"journal":{"name":"Proceedings of IEEE 3rd Asian Test Symposium (ATS)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134285665","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信