发布求助
文献互助 智能选刊 最新文献

2016 IEEE International Conference on Semiconductor Electronics (ICSE)最新文献

筛选
英文 中文
Comparison of latch-based charge pumps using low voltage strategies in energy harvesting applications 利用低电压策略的锁存式电荷泵在能量收集应用中的比较
2016 IEEE International Conference on Semiconductor Electronics (ICSE) Pub Date : 2016-08-01 DOI: 10.1109/SMELEC.2016.7573594
Michelle Lim, M. Islam, S. Jahariah, K. H. Yeo, S. Ali
{"title":"Comparison of latch-based charge pumps using low voltage strategies in energy harvesting applications","authors":"Michelle Lim, M. Islam, S. Jahariah, K. H. Yeo, S. Ali","doi":"10.1109/SMELEC.2016.7573594","DOIUrl":"https://doi.org/10.1109/SMELEC.2016.7573594","url":null,"abstract":"This paper provides a comparison of low voltage design strategies in charge pumps that may be used with micro-power energy harvesters. The focus is on low input voltage (<; 500 mV) for possible cold start in monolithic integration. An overview of published low voltage techniques in charge pump designs are presented in four perspectives: body effect, gate voltages, MOS threshold voltage and power losses. Based on these four perspectives, latch-based charge pumps are constructed to compare the effects of several low voltage strategies on the charge pumps' performances. These charge pumps are simulated in two-stages using the common TSMC180nm CMOS technology. This results in the enhanced gate voltage (also lower conduction losses) and threshold lowering schemes having the fastest ramp-up of 10-20ms while zero-body effect scheme providing best voltage pumping efficiency > 90% for 100-500mV input voltage ranges. The results will help designers to achieve optimum low voltage operation in specific charge pump performance metrics.","PeriodicalId":169983,"journal":{"name":"2016 IEEE International Conference on Semiconductor Electronics (ICSE)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130026137","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Shallow Trench Isolation stress effect on CMOS transistors with different channel orientations 不同通道取向CMOS晶体管的浅沟槽隔离应力效应
2016 IEEE International Conference on Semiconductor Electronics (ICSE) Pub Date : 2016-08-01 DOI: 10.1109/SMELEC.2016.7573633
Chiew Ching Tan, P. Tan
{"title":"Shallow Trench Isolation stress effect on CMOS transistors with different channel orientations","authors":"Chiew Ching Tan, P. Tan","doi":"10.1109/SMELEC.2016.7573633","DOIUrl":"https://doi.org/10.1109/SMELEC.2016.7573633","url":null,"abstract":"In this paper, we studied the effect of mechanical stress due to Shallow Trench Isolation (STI) on the channel length direction (x-stress) and channel width direction (y-stress) by adopting two different channel orientations; <;110> and <;100>. When change from <;110> to <;100> channel orientation, PMOS sensitivity to both STI x-stress and y-stress reduces. For NMOS, both the channel orientations show the similar STI x-stress and y-stress effects. STI x-stress effects of NMOS and PMOS is contradicting. Hence, by adopting <;100> channel, the performance of PMOS can be improved without degrading the NMOS performance. The STI x-stress and y-stress effects on NMOS and PMOS transistors with <;110> and <;100> channel orientation are explained by using the electron and hole energy valleys diagrams.","PeriodicalId":169983,"journal":{"name":"2016 IEEE International Conference on Semiconductor Electronics (ICSE)","volume":"110 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134026382","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Modelling of 2-D Gallium Nitride (GaN) photonic crystal 二维氮化镓光子晶体的建模
2016 IEEE International Conference on Semiconductor Electronics (ICSE) Pub Date : 2016-08-01 DOI: 10.1109/SMELEC.2016.7573589
N. Zamani, A. Zain, B. Majlis
{"title":"Modelling of 2-D Gallium Nitride (GaN) photonic crystal","authors":"N. Zamani, A. Zain, B. Majlis","doi":"10.1109/SMELEC.2016.7573589","DOIUrl":"https://doi.org/10.1109/SMELEC.2016.7573589","url":null,"abstract":"This paper presents the simulation of a photonic crystal (PhC) cavity in low index contrast materials- Gallium Nitride on the sapphire substrate using two-dimensional (2D) Finite Difference Time Domain method (FDTD). We have performed the simulation based on H1 PhC configurations with the variation of lattice constant. We have obtained the quality factor of approximately 2200 and 1700 at the wavelength in the range of 486 and 483 nm respectively, which are suitable for operation of the blue laser. This configuration will be used as a basic building block for Lab-on-Chip (LoC) biosensors.","PeriodicalId":169983,"journal":{"name":"2016 IEEE International Conference on Semiconductor Electronics (ICSE)","volume":"94 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127436184","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Analysis of memristor based ring oscillators for hardware security 基于忆阻器的环形振荡器硬件安全分析
2016 IEEE International Conference on Semiconductor Electronics (ICSE) Pub Date : 2016-08-01 DOI: 10.1109/SMELEC.2016.7573621
Noor Alia Binti Nor Hashim, Fazrena Azlee binti Hamid, J. Teo, M. Hamid
{"title":"Analysis of memristor based ring oscillators for hardware security","authors":"Noor Alia Binti Nor Hashim, Fazrena Azlee binti Hamid, J. Teo, M. Hamid","doi":"10.1109/SMELEC.2016.7573621","DOIUrl":"https://doi.org/10.1109/SMELEC.2016.7573621","url":null,"abstract":"Maintaining the security of communication is very crucial nowadays. It is important in cryptographic security to have strong keys and is secretive. Random number generators are used to combat this problem by producing different and unique identification for each user in a network. Memristors has been studied as a potential tool in hardware security because of its energy efficiency and the nanotechnology fabrication process variations is more unique and random than the traditional complementary metal-oxide-semiconductor (CMOS) processes. This paper analyzes a memristor based ring oscillator random number generator design and how the relationship between the frequency and resistor or memristor affects the randomness of the generator and the implementations of this device in security application. It was concluded that as the resistor values increases, frequency of the signal decreases and Vout will also increased.","PeriodicalId":169983,"journal":{"name":"2016 IEEE International Conference on Semiconductor Electronics (ICSE)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127526295","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Characterization of graphene growth using RF-PECVD on Cobalt films 利用RF-PECVD在钴膜上表征石墨烯生长
2016 IEEE International Conference on Semiconductor Electronics (ICSE) Pub Date : 2016-08-01 DOI: 10.1109/SMELEC.2016.7573661
A. Khalid, M. A. Mohamed, B. Majlis, M. Azam
{"title":"Characterization of graphene growth using RF-PECVD on Cobalt films","authors":"A. Khalid, M. A. Mohamed, B. Majlis, M. Azam","doi":"10.1109/SMELEC.2016.7573661","DOIUrl":"https://doi.org/10.1109/SMELEC.2016.7573661","url":null,"abstract":"We report graphene growth on polycrystalline Cobalt (Co) films by using induced coupled plasma RF-PECVD at 800°C temperature with 40 W plasma power. We also do the comparison by growing with and without plasma to observe the contribution of plasma in graphene growth on Cobalt films. Results show that the existence of plasma helps graphene formation meanwhile the existence of graphene is not observed with the absence of plasma. Plasma power is proven to generate high energy for decomposing methane forming radical carbon for the graphene growth mechanism. The as-grown graphene was characterized by using Raman Spectroscopy and Atomic force microscopy (AFM). The graphene was identified as multilayer from the Raman spectra. With the aid of plasma and proper optimization of the growth condition, the number of graphene layers can be tailored for low temperature substrate.","PeriodicalId":169983,"journal":{"name":"2016 IEEE International Conference on Semiconductor Electronics (ICSE)","volume":"140 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132901342","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Photoluminescence study of the optically active, G-centre on pre-amorphised silicon by utilizing ion implantation technique 利用离子注入技术研究预非晶硅的光致发光活性g中心
2016 IEEE International Conference on Semiconductor Electronics (ICSE) Pub Date : 2016-08-01 DOI: 10.1109/SMELEC.2016.7573640
D. Berhanuddin, M. Lourenço, R. Gwilliam, K. Homewood
{"title":"Photoluminescence study of the optically active, G-centre on pre-amorphised silicon by utilizing ion implantation technique","authors":"D. Berhanuddin, M. Lourenço, R. Gwilliam, K. Homewood","doi":"10.1109/SMELEC.2016.7573640","DOIUrl":"https://doi.org/10.1109/SMELEC.2016.7573640","url":null,"abstract":"We report a new approach of generating the dicarbon G-centre on silicon substrates by utilizing technique that is fully compatible with the standard silicon ultra-large-scale integration (ULSI) technology. Silicon wafers were implanted with carbon and irradiated with high energy protons to produce self-interstitials that are crucial in the formation of the G-centre. Prior to that, all the samples were pre-amorphised with germanium. Photoluminescence (PL) measurements at 80 K were carried out to investigate the point defect mediated luminescence of the G-centre with a wavelength of 1280 nm. The results show a prominent, sharp luminescence at the carbon related, G centre in majority of the samples.","PeriodicalId":169983,"journal":{"name":"2016 IEEE International Conference on Semiconductor Electronics (ICSE)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128787363","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Mechanism of via residues with unique ring shape 具有独特环状结构的通孔残基机理
2016 IEEE International Conference on Semiconductor Electronics (ICSE) Pub Date : 2016-08-01 DOI: 10.1109/SMELEC.2016.7573645
K. Joseph
{"title":"Mechanism of via residues with unique ring shape","authors":"K. Joseph","doi":"10.1109/SMELEC.2016.7573645","DOIUrl":"https://doi.org/10.1109/SMELEC.2016.7573645","url":null,"abstract":"An unique type of residues with ring shape was detected at high topography metal surface after the via etch process, which is plasma dry etching with the combination of isotropic etch and anisotropic etch. This process needs to etch through the Inter Metal Dielectric (IMD) stack consists of High Density Plasma (HDP) Undoped Silicate Glass (USG), SIlicon Oxy-Nitride (SION) and TetraEthylOrthoSilicate (TEOS). This ring shape residues formed during the isotropic etch and could not be etched away in the subsequent anisotropic etch, and it was found to be induced by the significant etch rate differences between TEOS and SION, coupled with the fluctuations in the TEOS thickness and the isotropic etch rate. The detailed mechanism on the formation of this ring shape residue and the solution to this issue are discussed in this paper. The solution has been proven to be effective with no trace of via ring shape residues since the implementation.","PeriodicalId":169983,"journal":{"name":"2016 IEEE International Conference on Semiconductor Electronics (ICSE)","volume":"259 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116061037","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Substrate effect on electrical properties of vanadium oxide thin film for Memristive device applications 忆阻器件用氧化钒薄膜电性能的衬底影响
2016 IEEE International Conference on Semiconductor Electronics (ICSE) Pub Date : 2016-08-01 DOI: 10.1109/SMELEC.2016.7573636
A. Hassein-Bey, H. Tahi, S. Lafane, A. Djafer, A. Hassein-bey, Nadir Belgroune
{"title":"Substrate effect on electrical properties of vanadium oxide thin film for Memristive device applications","authors":"A. Hassein-Bey, H. Tahi, S. Lafane, A. Djafer, A. Hassein-bey, Nadir Belgroune","doi":"10.1109/SMELEC.2016.7573636","DOIUrl":"https://doi.org/10.1109/SMELEC.2016.7573636","url":null,"abstract":"This paper concerns, the comparative study of the effect of silicon and gold substrates on the electrical properties of vanadium dioxide thin films (VO<sub>2</sub>) for memristor applications. The VO<sub>2</sub> thin films were deposited by (PLD) method, directly on a silicon for the first sample (VO<sub>2</sub>/Si) and on a 200 nm thin gold buffer layer for the second (VO<sub>2</sub>/Au.). The VO<sub>2</sub> thin layers were characterized using current-voltage technique for different temperature. The results show a strong transition contrast which is important in the VO<sub>2</sub>/Si sample more than VO<sub>2</sub>/Au. In addition, our results indicate that the hysteresis width is larger in VO<sub>2</sub>/Au sample compared to VO<sub>2</sub>/Si sample.","PeriodicalId":169983,"journal":{"name":"2016 IEEE International Conference on Semiconductor Electronics (ICSE)","volume":"103 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124181858","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
Made in Malaysia Integrated Circuits, how far can we go? 马来西亚制造集成电路，我们能走多远?
2016 IEEE International Conference on Semiconductor Electronics (ICSE) Pub Date : 2016-08-01 DOI: 10.1109/SMELEC.2016.7573575
K. Ibrahim
{"title":"Made in Malaysia Integrated Circuits, how far can we go?","authors":"K. Ibrahim","doi":"10.1109/SMELEC.2016.7573575","DOIUrl":"https://doi.org/10.1109/SMELEC.2016.7573575","url":null,"abstract":"Manufacturing contributes more than 80% of Malaysia's exports in 2016, with Integrated Circuits (IC) making-up a major portion of this. According to recent SEMI projections, semiconductors continue to grow by 17% in 2017, across various technology nodes. SilTerra, a home-grown semiconductor foundry, is a relatively small player, by global standards. However, it is a significant contributor to value-added semiconductor exports for Malaysia. So, moving forward, can smaller foundries like SilTerra sustain and be competitive to remain significant? This topic will be discussed and some proposals will be shared on how various parties can work together to ensure the industry is sustainable. Sustainability is a key factor to succeed in this highly competitive industry. This effort involves every stakeholder within the ecosystem. If this collaboration is not done in a timely fashion, the semiconductor industry in Malaysia will likely fall behind other countries that are proactively positioning themselves as more productive and efficient.","PeriodicalId":169983,"journal":{"name":"2016 IEEE International Conference on Semiconductor Electronics (ICSE)","volume":"174 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124228800","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Impact of gate-source/drain underlap and ground plane (GP) structures towards digital FoM of 25 nm UTBB SOI MOSFETs 栅极源极漏接层和地平面(GP)结构对25nm UTBB SOI mosfet数字FoM的影响
2016 IEEE International Conference on Semiconductor Electronics (ICSE) Pub Date : 2016-08-01 DOI: 10.1109/SMELEC.2016.7573617
N. Othman, M. K. Md Arshad, S. Sabki, S. R. Kasjoo, U. Hashim
{"title":"Impact of gate-source/drain underlap and ground plane (GP) structures towards digital FoM of 25 nm UTBB SOI MOSFETs","authors":"N. Othman, M. K. Md Arshad, S. Sabki, S. R. Kasjoo, U. Hashim","doi":"10.1109/SMELEC.2016.7573617","DOIUrl":"https://doi.org/10.1109/SMELEC.2016.7573617","url":null,"abstract":"This work investigates the impact of gate-source/drain underlap (LUL) together with different ground plane (GP) structures on the digital figure-of-merit (FoM) of 25 nm UTBB FDSOI devices using two-dimensional (2D) numerical simulations. It is found for all ground plane structure, longer underlap produces 1) lower off-current (Ioff) but at a cost of lower on-current (Ion), thus a lower transconductance (gm). In terms of the impact of different GP structures, longer underlap shows 1) stronger influence on the Id-Vg characteristics 2) an improvement in the DIBL as a result of lower effect of drain potential, compared with no-underlap. In addition, DIBL dependence on various GP structures is higher at shorter underlap as compared to longer underlap. It is shown that to achieve good Short-Channel Effects (SCEs) control and optimal digital results, careful design consideration need to be done in selecting a combination of LUL and GP structures to be adopted in the device design, as there is a trade-off between Ioff and Ion, as well as on the DIBL.","PeriodicalId":169983,"journal":{"name":"2016 IEEE International Conference on Semiconductor Electronics (ICSE)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129967314","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信