2012 4th Asia Symposium on Quality Electronic Design (ASQED)最新文献_第6页

An all-digital clock and data recovery circuit for spread spectrum clocking applications in 65nm CMOS technology 一种全数字时钟和数据恢复电路，用于65nm CMOS技术的扩频时钟应用

2012 4th Asia Symposium on Quality Electronic Design (ASQED) Pub Date : 2012-07-10 DOI: 10.1109/ACQED.2012.6320482

Ching-Che Chung, D. Sheng, Yang-Di Lin

引用次数: 1

Analysis of system bus on SoC platform using TSV interconnection 基于TSV互连的SoC平台系统总线分析

2012 4th Asia Symposium on Quality Electronic Design (ASQED) Pub Date : 2012-07-10 DOI: 10.1109/ACQED.2012.6320506

Kyoungrok Cho, Hyeong-Seok Na, Tae-Won Cho, Younggap You

引用次数: 5

The effect of higher order model decoupling capacitors in the design of a power delivery network 高阶模型去耦电容器在输电网设计中的作用

2012 4th Asia Symposium on Quality Electronic Design (ASQED) Pub Date : 2012-07-10 DOI: 10.1109/ACQED.2012.6320486

Li Wern Chew

{"title":"The effect of higher order model decoupling capacitors in the design of a power delivery network","authors":"Li Wern Chew","doi":"10.1109/ACQED.2012.6320486","DOIUrl":"https://doi.org/10.1109/ACQED.2012.6320486","url":null,"abstract":"Decoupling capacitors are widely used in power delivery network (PDN) design to mitigate switching noise from the integrated circuit (IC). Besides, they also provide a low-impedance path to shunt the transient energy to ground at the IC source. Since a real capacitor includes both parasitic inductance and resistance associated with the interconnection and package of the capacitor resulting in an increase in impedance, adequate decoupling capacitances in a PDN design are essential. Often, a capacitor is represented with a higher order model (HOM) of resistance, inductance and capacitance in power delivery simulation. This paper presents the findings from an investigation into the PDN performance using various HOM decoupling capacitors of the same capacitance. The reasons for the different HOM values with the same capacitance include the form factor, manufacturing processes and the operating temperature of the capacitors. From the study, it was found that both the form factor and the differences in the capacitors manufacturing process can cause a significant difference in the impedance profile as well as the voltage droop whereas the operating temperature has a much less impact on the PDN performance.","PeriodicalId":161858,"journal":{"name":"2012 4th Asia Symposium on Quality Electronic Design (ASQED)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115476767","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Simultaneous switching noise impact to signal eye diagram on high-speed I/O 同时开关噪声对高速I/O信号眼图的影响

2012 4th Asia Symposium on Quality Electronic Design (ASQED) Pub Date : 2012-07-10 DOI: 10.1109/ACQED.2012.6320501

S. R. Chan, F. Tan, R. Mohd-Mokhtar

引用次数: 7