发布求助
文献互助 智能选刊 最新文献

Symposium 1993 on VLSI Circuits最新文献

筛选
英文 中文
Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability 无电容电平敏感有源下拉ECL电路，具有自调节驱动能力
Symposium 1993 on VLSI Circuits Pub Date : 1993-05-19 DOI: 10.1109/VLSIC.1993.920524
T. Kuroda, T. Fujita, Makato Noda, Y. Itabashi, S. Kabumoto, T. S. Wong, D. Beeson, D. Gray
{"title":"Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability","authors":"T. Kuroda, T. Fujita, Makato Noda, Y. Itabashi, S. Kabumoto, T. S. Wong, D. Beeson, D. Gray","doi":"10.1109/VLSIC.1993.920524","DOIUrl":"https://doi.org/10.1109/VLSIC.1993.920524","url":null,"abstract":"This paper introduces a new, self-adjusting active pull-down circuit for ECL that uses voltage regulation rather than traditional load-dependent capacitive coupling. Depending on the application, a 3.5X speed improvement over traditional ECL at comparable power, or a 7.1X power reduction at comparable performance can be obtained. A voltage regulation and distribution circuit for the required V/sub REG/ reference voltage is also presented.","PeriodicalId":127467,"journal":{"name":"Symposium 1993 on VLSI Circuits","volume":"69 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132228815","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
A digital neuroprocessor using quantizer neurons 使用量化神经元的数字神经处理器
Symposium 1993 on VLSI Circuits Pub Date : 1993-05-19 DOI: 10.1109/VLSIC.1993.920527
H. Nakahira, S. Sakiyama, M. Maruyama, K. Hasegawa, T. Kouda, S. Maruno, Y. Shimeki, T. Satonaka, Y. Nagano
{"title":"A digital neuroprocessor using quantizer neurons","authors":"H. Nakahira, S. Sakiyama, M. Maruyama, K. Hasegawa, T. Kouda, S. Maruno, Y. Shimeki, T. Satonaka, Y. Nagano","doi":"10.1109/VLSIC.1993.920527","DOIUrl":"https://doi.org/10.1109/VLSIC.1993.920527","url":null,"abstract":"We discuss a digital neuroprocessor using quantizer neurons designed for character or image recognition and learning. The number of synapses in a neural network is a very important factor for the accurate recognition of images. A neural network with a large amount of synapses can achieve high recognition accuracy, however, it makes the processing speed lower because of the large number of network calculations. To realize both a large amount of synapses and high speed processing, a neuroprocessor has been fabricated with the Multi-Functional Layered Network (MFLN) model. The neuroprocessor contains 27,000 gates on a chip fabricated by using 1.2 /spl mu/m double metal CMOS, sea of gates technology. Chip size is 10.99 mm x 10.93 mm. The neuroprocessor operates with a clock cycle time of 25 nsec. It simulates the MFLN model with 4,736 neurons and two million synaptic weights in 2.8 msec when the width of the combination function is three. Therefore, the performance is 0.76 GCPS (Giga Connections Per Second). It achieves 20.5 GCPS, when the width of the combination function is one. It can execute Hebbian learning with 20.0 MCUPS (Mega Connections Updated Per Second).","PeriodicalId":127467,"journal":{"name":"Symposium 1993 on VLSI Circuits","volume":"45 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133761055","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
A burst mode, packet receiver with precision reset and automatic dark level compensation for optical bus communications 一种突发模式，具有精确复位和自动暗电平补偿的分组接收器，用于光总线通信
Symposium 1993 on VLSI Circuits Pub Date : 1993-05-19 DOI: 10.1109/VLSIC.1993.920540
R. Swartz, Y. Ota, M. Tarsia, V. Archer
{"title":"A burst mode, packet receiver with precision reset and automatic dark level compensation for optical bus communications","authors":"R. Swartz, Y. Ota, M. Tarsia, V. Archer","doi":"10.1109/VLSIC.1993.920540","DOIUrl":"https://doi.org/10.1109/VLSIC.1993.920540","url":null,"abstract":"This paper describes a burst mode amplifier for packet mode, optical bus applications in the range of 1 Mb/s to 50 Mb/s. The circuit establishes an instantaneous logic threshold at the beginning of an optical data burst, handling photo-data packets differing by much as 50:1 in amplitude and separated by <145 ns, and with background light levels up to 100 times larger than the data signal.","PeriodicalId":127467,"journal":{"name":"Symposium 1993 on VLSI Circuits","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125818397","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 20
Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory 仅3v扇区可擦除DINOR闪存的存储器阵列结构和解码方案
Symposium 1993 on VLSI Circuits Pub Date : 1993-05-19 DOI: 10.1109/VLSIC.1993.920559
S. Kobayashi, Hiroaki Nakai, Y. Kunori, T. Nakayama, Y. Miyawaki, Y. Terada, H. Onoda, N. Ajika, M. Hatanaka, H. Miyoshi, T. Yoshihara
{"title":"Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory","authors":"S. Kobayashi, Hiroaki Nakai, Y. Kunori, T. Nakayama, Y. Miyawaki, Y. Terada, H. Onoda, N. Ajika, M. Hatanaka, H. Miyoshi, T. Yoshihara","doi":"10.1109/VLSIC.1993.920559","DOIUrl":"https://doi.org/10.1109/VLSIC.1993.920559","url":null,"abstract":"A memory array configuration and a decoder circuits for the DINOR flash memory have been described. The hierarchical row decoder and the compact source line driver realize 1K byte sector erasure without increasing the decoder area. The decoder pitch has been relaxed to one driver per two word lines. Narrow threshold voltage distribution has been realized by the bit-by-bit programming control and the low threshold voltage detection circuit, which achieves high speed random access time at low Vcc. A 4 Mb test device was fabricated in a 0.5 /spl mu/m CMOS triple well process and a typical access time of 90 ns was obtained at Vcc of 3 V.","PeriodicalId":127467,"journal":{"name":"Symposium 1993 on VLSI Circuits","volume":"51 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127290613","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 16
A 120 MHz BiCMOS superscalar RISC processor 120mhz BiCMOS超标量RISC处理器
Symposium 1993 on VLSI Circuits Pub Date : 1993-05-19 DOI: 10.1109/VLSIC.1993.920514
Shigeya Tanaka, T. Hotta, F. Murabayashi, H. Yamada, Shoji Yoshida, K. Shimamura, K. Katsura, T. Bandoh, Koichi Ikeda, Kenji Matsubara, Kouji Saitou, T. Nakano, Teruhisa Shimizu, R. Satomura
{"title":"A 120 MHz BiCMOS superscalar RISC processor","authors":"Shigeya Tanaka, T. Hotta, F. Murabayashi, H. Yamada, Shoji Yoshida, K. Shimamura, K. Katsura, T. Bandoh, Koichi Ikeda, Kenji Matsubara, Kouji Saitou, T. Nakano, Teruhisa Shimizu, R. Satomura","doi":"10.1109/VLSIC.1993.920514","DOIUrl":"https://doi.org/10.1109/VLSIC.1993.920514","url":null,"abstract":"Several techniques such as BiCMOS, RISC, and superscalar have been developed to increase microprocessor performance. In the superscalar processor, multiple instructions should be fetched from the instruction cache and issued to the execution unit every machine cycle. However, due to the complex logic that is necessary for multiple issuing of instructions, the resulting machine cycle time tends to be relatively long. Consequently, the tradeoffs between clock rate and superscalar complexity should be carefully examined. In this paper, we describe a superscalar RISC processor which attains high operation speed.","PeriodicalId":127467,"journal":{"name":"Symposium 1993 on VLSI Circuits","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126297339","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
A continuous reload on-chip instruction cache for low-end RISC 用于低端RISC的连续加载片上指令缓存
Symposium 1993 on VLSI Circuits Pub Date : 1993-05-19 DOI: 10.1109/VLSIC.1993.920516
A. Maki, Y. Nagano, M. Mori, M. Shigenaga
{"title":"A continuous reload on-chip instruction cache for low-end RISC","authors":"A. Maki, Y. Nagano, M. Mori, M. Shigenaga","doi":"10.1109/VLSIC.1993.920516","DOIUrl":"https://doi.org/10.1109/VLSIC.1993.920516","url":null,"abstract":"Recently, the demand for using low-end RISC-CPUs in small equipment devices such as handy terminals is increasing. On-chip cache and direct connections to page mode DRAM is one of the best solution to achieve high-performance and low-cost systems. However, integrating the conventional cache will have a penalty of cache miss increase when page mode DRAM is used for burst transfer mode. This paper describes a new on-chip small instruction cache (called Variable Line Length Cache) for low-end RISC CPU. When a cache-miss signal occurs, this cache continuously reloads, pre-fetches and supplies the instructions though it consists of conventional RAMs. With this new cache, the reduction of the total waits is 20 to 30 percent less compared to the conventional cache when it is adapted to the application specified RISC processor, so that the new cache improves the cache hit ratio.","PeriodicalId":127467,"journal":{"name":"Symposium 1993 on VLSI Circuits","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126464153","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A distributive serial multi-bit parallel test scheme for large capacity DRAMs 大容量dram分布式串行多比特并行测试方案
Symposium 1993 on VLSI Circuits Pub Date : 1993-05-19 DOI: 10.1109/VLSIC.1993.920538
T. Sugibayashi, T. Takeshima, I. Naritake, T. Matano, H. Takada, Y. Aimoto, M. Fujita
{"title":"A distributive serial multi-bit parallel test scheme for large capacity DRAMs","authors":"T. Sugibayashi, T. Takeshima, I. Naritake, T. Matano, H. Takada, Y. Aimoto, M. Fujita","doi":"10.1109/VLSIC.1993.920538","DOIUrl":"https://doi.org/10.1109/VLSIC.1993.920538","url":null,"abstract":"This paper describes a distributive serial multi-bit parallel test scheme suitable for large capacity DRAMs. It achieves a high parallel test bit number and, with regard to cells and sense amplifiers, the same operational margin as normal mode. Further, it imposes little restriction on test patterns. The scheme has successfully achieved a 512 bit parallel test on an experimental 256Mb DRAM.","PeriodicalId":127467,"journal":{"name":"Symposium 1993 on VLSI Circuits","volume":"6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117219277","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A hierarchical bit-line architecture with flexible redundancy and block compare test for 256 Mb DRAM 具有灵活冗余和块比较测试的256 Mb DRAM分层位线体系结构
Symposium 1993 on VLSI Circuits Pub Date : 1993-05-19 DOI: 10.1109/VLSIC.1993.920553
M. Asakura, T. Oishi, S. Tomishima, H. Hidaka, K. Arimoto, K. Fujishima
{"title":"A hierarchical bit-line architecture with flexible redundancy and block compare test for 256 Mb DRAM","authors":"M. Asakura, T. Oishi, S. Tomishima, H. Hidaka, K. Arimoto, K. Fujishima","doi":"10.1109/VLSIC.1993.920553","DOIUrl":"https://doi.org/10.1109/VLSIC.1993.920553","url":null,"abstract":"The density of DRAM has at last reached 256Mb at experimental level. Nevertheless, to realize a mass produced device, serious design problems still remain even if the performance related problems such as access time and power consumption are excluded. They are the problem of yield and test time explosion. This paper describes a new array architecture which implements a flexible redundant scheme and a new test time reduction capability with the reduction of chip size. In this architecture, the number of sense-amplifiers is reduced using a hierarchical bit-line (main/sub bit-line) without degradation of basic parameters such as bit-line parasitic capacitance and bit-line resistance. This redundant scheme features the flexibility of row replacement without a complicated control sequence. The new test mode is \"block compare test\" (BCT), in which the data stored in memory cells connected to two word-lines belonging to different blocks can be checked simultaneously for any data pattern.","PeriodicalId":127467,"journal":{"name":"Symposium 1993 on VLSI Circuits","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122721432","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
A 10-bit 50 MS/s 500 mW A/D converter using differential-voltage subconverter 一个10位50ms /s 500mw的A/D转换器，采用差分电压变换器
Symposium 1993 on VLSI Circuits Pub Date : 1993-05-19 DOI: 10.1109/VLSIC.1993.920572
T. Miki, H. Kouno, T. Kumamoto, Y. Kinoshita, T. Igarashi, K. Okada
{"title":"A 10-bit 50 MS/s 500 mW A/D converter using differential-voltage subconverter","authors":"T. Miki, H. Kouno, T. Kumamoto, Y. Kinoshita, T. Igarashi, K. Okada","doi":"10.1109/VLSIC.1993.920572","DOIUrl":"https://doi.org/10.1109/VLSIC.1993.920572","url":null,"abstract":"This paper describes a low-power BiCMOS A/D converter using a \"differential voltage subconverter\", which directly converts a voltage difference of complementary analog inputs to a digital code. This conversion technique reduces power consumption and signal delay in the A/D converter. Several circuit techniques have also been newly developed to achieve high-accuracy conversion with single 5 V power supply. The 10-bit A/D converter is fabricated in a 0.8 /spl mu/m BiCMOS process and it operates at 50 MS/s with 500 mW.","PeriodicalId":127467,"journal":{"name":"Symposium 1993 on VLSI Circuits","volume":"29 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122522760","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 31
A high-slew integrator for switched-capacitor circuits 用于开关电容电路的高电压积分器
Symposium 1993 on VLSI Circuits Pub Date : 1993-05-19 DOI: 10.1109/VLSIC.1993.920568
A. Stevens, G. Miller
{"title":"A high-slew integrator for switched-capacitor circuits","authors":"A. Stevens, G. Miller","doi":"10.1109/VLSIC.1993.920568","DOIUrl":"https://doi.org/10.1109/VLSIC.1993.920568","url":null,"abstract":"A new method for boosting the slew rate of a switched-capacitor integrator is introduced. The enhanced integrator contains an output booster stage which reduces the settling time by approximately a factor of three over an unboosted integrator. In addition, the booster has no adverse effect on the noise and stability performance of the integrator. The booster stage increases the total static integrator power by a factor of 40% and the total die area by a factor of 20%.","PeriodicalId":127467,"journal":{"name":"Symposium 1993 on VLSI Circuits","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115424375","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 20
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信