发布求助
文献互助 智能选刊 最新文献

2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)最新文献

筛选
英文 中文
Characterization of Doped Oxide Films PSG/BPSG/FSG via DSIMS in Order to Eliminate Nonzero Kilometer Failures from Semiconductors Used in Automotive Industry : Topic/category: Yield Enhancment/Advanced Metrology 通过DSIMS表征掺杂氧化物膜PSG/BPSG/FSG以消除汽车工业中半导体的非零公里故障:主题/类别:良率提高/先进计量
2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) Pub Date : 2020-08-01 DOI: 10.1109/ASMC49169.2020.9185391
T. Budri, J. Klatt
{"title":"Characterization of Doped Oxide Films PSG/BPSG/FSG via DSIMS in Order to Eliminate Nonzero Kilometer Failures from Semiconductors Used in Automotive Industry : Topic/category: Yield Enhancment/Advanced Metrology","authors":"T. Budri, J. Klatt","doi":"10.1109/ASMC49169.2020.9185391","DOIUrl":"https://doi.org/10.1109/ASMC49169.2020.9185391","url":null,"abstract":"Doped oxide films with phosphorus and boron (PSG/BPSG) are widely used in the semiconductor processing on the first dielectric above FEOL films, to protect transistors from failures due to mobile ionic contamination (Na, Li, K, Mg & Ca). Fluorine doped films are utilized as alternatives to un-doped SiO2 films for lower capacitance at the BEOL for smaller geometry aluminum back end technologies. Several in-line metrology techniques such as XRF and FTIR are utilized to characterize and monitor the integrity of those films but only provide limited information about the films and the dopant distribution. DSIMS/TOFSIMS depth profiles of the entire film stack do provide a clear understanding of dopants distribution and highlight any variations that have been proven to be the cause of failures and eliminate defective device deployment in the field, especially devices utilized in automotive industries.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"46 1","pages":"1-3"},"PeriodicalIF":0.0,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89535600","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Reinforcement Learning for Efficient Scheduling in Complex Semiconductor Equipment 基于强化学习的复杂半导体设备高效调度
2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) Pub Date : 2020-08-01 DOI: 10.1109/ASMC49169.2020.9185293
Doug Suerich, Terry Young
{"title":"Reinforcement Learning for Efficient Scheduling in Complex Semiconductor Equipment","authors":"Doug Suerich, Terry Young","doi":"10.1109/ASMC49169.2020.9185293","DOIUrl":"https://doi.org/10.1109/ASMC49169.2020.9185293","url":null,"abstract":"Semiconductor cluster tools add an integral component to the modern semiconductor manufacturing process. These complex tools provide a flexible deployment option to group multiple processing steps into a single piece of equipment, allowing for more efficient processing. They also contribute to a reduction in the number of times a wafer must go through the atmospheric-vacuum-atmospheric cycle. These highly automated tools present a complex scheduling challenge where process-specific requirements are balanced against a need to achieve maximum wafer throughput in a fault tolerant manner. Previous work demonstrated that a reinforcement learning algorithm would be suitable for automated generation of efficient planners for simple tools. This investigation looked at how these same techniques could be extended to operate on more complex equipment.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"60 1","pages":"1-3"},"PeriodicalIF":0.0,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"86126644","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Environmental improvements through media packaging 通过媒体包装改善环境
2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) Pub Date : 2020-08-01 DOI: 10.1109/ASMC49169.2020.9185194
K. Kippes, P. Dunaway, J. Biggs, Ryan Parrot, David Young, Charlie Hill
{"title":"Environmental improvements through media packaging","authors":"K. Kippes, P. Dunaway, J. Biggs, Ryan Parrot, David Young, Charlie Hill","doi":"10.1109/ASMC49169.2020.9185194","DOIUrl":"https://doi.org/10.1109/ASMC49169.2020.9185194","url":null,"abstract":"This poster abstract will focus on environmentally friendly media and packaging solutions engineered by the Transport Materials and Media Engineering (TMME) group within Intel’s Logistics Division. The TMME group has made many improvements that have reduced the environmental impact of our shipping media and packaging materials for our factories thereby reducing our material and freight cost while also reducing our total carbon footprint.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"19 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88928402","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
5000+ Wafers of 650 V Highly Reliable GaN HEMTs on Si Substrates: Wafer Breakage and Backside Contamination Results 硅衬底上的5000+ 650 V高可靠GaN hemt晶圆:晶圆破损和背面污染结果
2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) Pub Date : 2020-08-01 DOI: 10.1109/ASMC49169.2020.9185385
S. Chowdhury, YiFeng Wu, Likun Shen, L. McCarthy, P. Parikh, D. Rhodes, T. Hosoda, Y. Kotani, K. Imanishi, Y. Asai, T. Ogino, K. Kiuchi
{"title":"5000+ Wafers of 650 V Highly Reliable GaN HEMTs on Si Substrates: Wafer Breakage and Backside Contamination Results","authors":"S. Chowdhury, YiFeng Wu, Likun Shen, L. McCarthy, P. Parikh, D. Rhodes, T. Hosoda, Y. Kotani, K. Imanishi, Y. Asai, T. Ogino, K. Kiuchi","doi":"10.1109/ASMC49169.2020.9185385","DOIUrl":"https://doi.org/10.1109/ASMC49169.2020.9185385","url":null,"abstract":"Manufacturing readiness of the world’s first highly reliable 650V GaN HEMT is demonstrated with high process capability (CpK >1.6) for leakage and on resistance. This reliable manufacturing process was developed in a Si-CMOS compatible 6-inch foundry and has been demonstrated with over five thousand wafers worth of data, and spread over four generations of technology nodes. The analysis covers multiple device products and packages collected during industrialization of a JEDEC qualified process over a four year period. Silicon manufacturing processes are employed including a gold-free metallurgy that avoids the use of evaporation/liftoff processes, traditional in compound semiconductors. GaN wafer breakage data from the AFSW Foundry based on four years of manufacturing is presented. Backside contamination acceptance testing results from our foundry is also presented in this paper. These data sets show the flexibility of Transphorm’s GaN Epi and power GaN HEMT process to be compatible to any Si Foundry making the solution scalable. Wide bandgap high frequency and high voltage GaN devices significantly reduce the system size and improve energy efficiency of power conversion in all areas of electricity conversion, ranging from PV inverters to electric vehicles making the above results significant and making GaN high volume production a reality.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"37 1","pages":"1-3"},"PeriodicalIF":0.0,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90136045","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Simulated Covered Wafer Auto Clean (CWAC) to Eliminate First Wafer Effect and Improve Process Capability 模拟覆盖晶圆自动清洗(CWAC)以消除首晶圆效应及改善制程能力
2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) Pub Date : 2020-08-01 DOI: 10.1109/ASMC49169.2020.9185362
Kunal Raghuwansi, John Leclair, D. Zhernokletov
{"title":"Simulated Covered Wafer Auto Clean (CWAC) to Eliminate First Wafer Effect and Improve Process Capability","authors":"Kunal Raghuwansi, John Leclair, D. Zhernokletov","doi":"10.1109/ASMC49169.2020.9185362","DOIUrl":"https://doi.org/10.1109/ASMC49169.2020.9185362","url":null,"abstract":"Variations in etch rates during plasma etching can occur due to differences in the conditioning of the inside surfaces of a plasma reactor. Passivation of the surfaces of the reactor wall by plasma generated species can change the composition of the radicals in plasma and ion fluxes (J) to the wafer and thereby cause variations in etch processes on a wafer-to-wafer basis. Furthermore, ion bombardment of the walls during plasma-on will influence the processes through activation of surface sites. In order to maintain a clean reactor condition, a dry clean method called Wafer-less Auto Clean (WAC) is introduced to clean out any by-products that are re-deposited on the surfaces to achieve steady particle performance during full MTBC (mean time between clean). However, this dry cleaning method can change the condition of the reactor and can cause wafer-towafer process variation. To mitigate process drifts at gate hard mask layer, an innovative method of seasoning etch reactors using simulated covered wafer-less auto clean (S-CWAC) was tested and implemented. The highest variation seen on the 1st wafer to process was reduced by running S-CWAC prior to processing the wafer to pre-coat the reactor walls with films that would otherwise be deposited after etching the production wafer.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"45 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"85962204","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Analysis of Systematic Weak Point Structures using Design Based Automatic Defect Classification and Defect Review SEM Platform 基于设计的缺陷自动分类与缺陷评审SEM平台的系统弱点结构分析
2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) Pub Date : 2020-08-01 DOI: 10.1109/ASMC49169.2020.9185392
T. Esposito, S. Jen, Qian Xie, D. Acharya, Julie Lee, F. Levitov
{"title":"Analysis of Systematic Weak Point Structures using Design Based Automatic Defect Classification and Defect Review SEM Platform","authors":"T. Esposito, S. Jen, Qian Xie, D. Acharya, Julie Lee, F. Levitov","doi":"10.1109/ASMC49169.2020.9185392","DOIUrl":"https://doi.org/10.1109/ASMC49169.2020.9185392","url":null,"abstract":"As the complexity of both design and processing increase for advanced FinFET technology, defect metrology will continue to provide the best strategies for Defect Review Scanning Electron Microscopy (DR-SEM) and Automatic Defect Classification (ADC). The precise defect location navigation, and the accuracy of random and systematic defect classification can be improved by introducing Computer-Aided Design (CAD) into DR-SEM and ADC processes. The Design Based ADC (DBA) not only differentiates systematic and random defect on CAD for yield control but also determines the precise defect locations for weak point analysis. We will present a method for the implementation of weak point CAD for DR-SEM review and ADC through a case study of a BEOL CMP layer of an advanced FinFET process demonstrating its benefit to defect analysis and control.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"50 1","pages":"1-4"},"PeriodicalIF":0.0,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90975777","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Science of Sealing: Advanced Materials for High-Temperature Applications 密封科学:高温应用的先进材料
2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) Pub Date : 2020-08-01 DOI: 10.1109/ASMC49169.2020.9185380
Thomas S. Reger, Gary Reichl
{"title":"Science of Sealing: Advanced Materials for High-Temperature Applications","authors":"Thomas S. Reger, Gary Reichl","doi":"10.1109/ASMC49169.2020.9185380","DOIUrl":"https://doi.org/10.1109/ASMC49169.2020.9185380","url":null,"abstract":"High temperature sealing performance is a need in semiconductor manufacturing processes. There can be significant performance differences even among perfluoroelastomers (FFKM) that are the most advanced class of rubber materials. The goal of this publication is to relate the temperature capability of four different FFKM materials to their underlying cross-link chemistry. This paper describes the long-term compression set method used to establish a material service temperature. Isothermal thermogravimetric analysis (TGA) is also explored as a method to establish material use temperature. The nature of the elastomer cross-link also has implications for plasma resistance and wet chemical compatibility and, taken together with thermal stability, represents a critical factor in choosing the appropriate elastomer sealing material.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"40 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"84228935","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A high throughput PMOS Source-Drain process optimized within FINFET architecture for high volume chip manufacturing 一种在FINFET架构内优化的高通量PMOS源漏工艺，适用于大批量芯片制造
2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) Pub Date : 2020-08-01 DOI: 10.1109/ASMC49169.2020.9185252
R. Mahadevapuram, V. Kaushal, A. Raviswaran
{"title":"A high throughput PMOS Source-Drain process optimized within FINFET architecture for high volume chip manufacturing","authors":"R. Mahadevapuram, V. Kaushal, A. Raviswaran","doi":"10.1109/ASMC49169.2020.9185252","DOIUrl":"https://doi.org/10.1109/ASMC49169.2020.9185252","url":null,"abstract":"Developed a novel multi-layered eSiGe film on FINFET architecture to increase PMOS performance by optimizing within wafer (WiW) uniformity for lateral growth and Boron concentration. The new process reduced growth related defect issues on large die products and excess abnormal growth defects to improve yield and reliability of latest semiconductor chips.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"18 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"82168007","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Study of Process Window Discovery Methodology for 28nm and Beyond Technology Node Process Window Limiting Structures 28nm及以上工艺节点制程窗口限制结构制程窗口发现方法研究
2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) Pub Date : 2020-08-01 DOI: 10.1109/ASMC49169.2020.9185267
Xingdi Zhang, Hungling Chen, Yin Long, Kai Wang
{"title":"Study of Process Window Discovery Methodology for 28nm and Beyond Technology Node Process Window Limiting Structures","authors":"Xingdi Zhang, Hungling Chen, Yin Long, Kai Wang","doi":"10.1109/ASMC49169.2020.9185267","DOIUrl":"https://doi.org/10.1109/ASMC49169.2020.9185267","url":null,"abstract":"Process window limiting structures (PWLS) evaluated with process window discovery methodology (PWD) was studied on 28nm and beyond technology node wafers. Process window discovery methodology was innovated basing on process window qualification (PWQ) methodology. And the impacted factors, including focus energy matrix (FEM) wafer conditions, defects inspection conditions and defects filtering and sampling methods, were also investigated. With the innovated methodology, process window limiting structures were detected on 28nm wafers. Then the more reasonable process window target and spec, including lithography and etch process, were redefined. Furthermore, the process window limiting structures were enhanced monitored with Nano-point function of bright-field inspection system. Instead of end of line (EoL) chip probe (CP) test, inline process window discovery methodology has much time advantage for process window evaluation and process window limiting structures definition even monitoring.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"35 1","pages":"1-8"},"PeriodicalIF":0.0,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"82408853","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Improved Duplicate Photomask Matching using AIMS™ Metrology for 14nm and smaller 改进重复光掩模匹配使用AIMS™计量为14纳米及更小
2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) Pub Date : 2020-08-01 DOI: 10.1109/ASMC49169.2020.9185288
J. Fakhoury, M. Lawliss, T. Faure, A. Zweber, Yurong Ying, C. Magg, B. Morgenfeld
{"title":"Improved Duplicate Photomask Matching using AIMS™ Metrology for 14nm and smaller","authors":"J. Fakhoury, M. Lawliss, T. Faure, A. Zweber, Yurong Ying, C. Magg, B. Morgenfeld","doi":"10.1109/ASMC49169.2020.9185288","DOIUrl":"https://doi.org/10.1109/ASMC49169.2020.9185288","url":null,"abstract":"In this paper, we demonstrate the use of Aerial Imaging Metrology System (AIMS™) during mask fabrication to deliver duplicate photomasks with matching iso-dense bias (IDB) to a reference photomask. The photomask IDB trend based on AIMS™ feedback showed a direct correlation to on-wafer IDB performance. We also show that the AIMS™ threshold energy is correlated to the photomask critical dimension (CD) mean to target (MTT), and correlates to the on-wafer exposure dose for both line/space and via mask levels in the 14nm technology node. This technique will enable improved photomask matching taking into account 2D and 3D mask effects comparable to wafer processing on lithography exposure tools. With AIMS™ metrology, corrections can then be applied to photomask rebuilds prior to shipment to Wafer Manufacturing Sites.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"4 1","pages":"1-4"},"PeriodicalIF":0.0,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"85231044","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信