发布求助
文献互助 智能选刊 最新文献

2018 IEEE International Symposium on Circuits and Systems (ISCAS)最新文献

筛选
英文 中文
Deep CNNs for microscopic image classification by exploiting transfer learning and feature concatenation 利用迁移学习和特征拼接的深度cnn用于显微图像分类
2018 IEEE International Symposium on Circuits and Systems (ISCAS) Pub Date : 2018-05-27 DOI: 10.1109/ISCAS.2018.8351550
Long D. Nguyen, Dongyun Lin, Zhiping Lin, Jiuwen Cao
{"title":"Deep CNNs for microscopic image classification by exploiting transfer learning and feature concatenation","authors":"Long D. Nguyen, Dongyun Lin, Zhiping Lin, Jiuwen Cao","doi":"10.1109/ISCAS.2018.8351550","DOIUrl":"https://doi.org/10.1109/ISCAS.2018.8351550","url":null,"abstract":"Deep convolutional neural networks (CNNs) have become one of the state-of-the-art methods for image classification in various domains. For biomedical image classification where the number of training images is generally limited, transfer learning using CNNs is often applied. Such technique extracts generic image features from nature image datasets and these features can be directly adopted for feature extraction in smaller datasets. In this paper, we propose a novel deep neural network architecture based on transfer learning for microscopic image classification. In our proposed network, we concatenate the features extracted from three pretrained deep CNNs. The concatenated features are then used to train two fully-connected layers to perform classification. In the experiments on both the 2D-Hela and the PAP-smear datasets, our proposed network architecture produces significant performance gains comparing to the neural network structure that uses only features extracted from single CNN and several traditional classification methods.","PeriodicalId":6569,"journal":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"16 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2018-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"82643770","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 172
A 0.4 V 6.4 μW 3.3 MHz CMOS Bootstrapped Relaxation Oscillator with ±0.71% Frequency Deviation over −30 to 100 °C for Wearable and Sensing Applications 一种0.4 V 6.4 μW 3.3 MHz CMOS自举弛豫振荡器，频率偏差±0.71%，范围为- 30至100°C，适用于可穿戴和传感应用
2018 IEEE International Symposium on Circuits and Systems (ISCAS) Pub Date : 2018-05-27 DOI: 10.1109/ISCAS.2018.8351650
Ka-Meng Lei, Pui-in Mak, R. Martins
{"title":"A 0.4 V 6.4 μW 3.3 MHz CMOS Bootstrapped Relaxation Oscillator with ±0.71% Frequency Deviation over −30 to 100 °C for Wearable and Sensing Applications","authors":"Ka-Meng Lei, Pui-in Mak, R. Martins","doi":"10.1109/ISCAS.2018.8351650","DOIUrl":"https://doi.org/10.1109/ISCAS.2018.8351650","url":null,"abstract":"Wearable and sensing electronics are evolving towards energy harvesting from the environment (e.g. thermal and solar energy). Ultra-low-voltage (ULV) circuits that allow direct-powering by sub-0.5 V energy sources can maximize the power efficiency. This work is a 0.4 V 65 nm CMOS relaxation oscillator with bootstrapped logic gates and outputs. The bootstrapped logic gates enable an output swing of 1.15 V surmounting the adverse effect of ULV digital circuits without extra voltage source. The ULV comparator with bulk-driven-inputs shows an 18 dB gain with 3 cascaded stages. Also, featuring a background delay-time cancellation scheme, the 3.3 MHz relaxation oscillator with built-in calibration exhibits a frequency deviation of ±0.71% and ±0.57% against temperature (−30 to 100 °C) and voltage (0.36 to 0.44 V) variations, respectively, from Monte-Carlo simulations (N=30). The simulated power consumption is 6.4 μW, resulting in an energy efficiency of 1.9 pJ per cycle.","PeriodicalId":6569,"journal":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"19 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2018-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"81228065","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Live Demonstration: Body-Bias Based Performance Monitoring and Compensation for a Near-Threshold Multi-Core Cluster in 28nm FD-SOI Technology 现场演示:基于体偏置的28nm FD-SOI技术近阈值多核集群的性能监测和补偿
2018 IEEE International Symposium on Circuits and Systems (ISCAS) Pub Date : 2018-05-27 DOI: 10.1109/ISCAS.2018.8351586
Alfio Di Mauro, D. Rossi, A. Pullini, P. Flatresse, L. Benini
{"title":"Live Demonstration: Body-Bias Based Performance Monitoring and Compensation for a Near-Threshold Multi-Core Cluster in 28nm FD-SOI Technology","authors":"Alfio Di Mauro, D. Rossi, A. Pullini, P. Flatresse, L. Benini","doi":"10.1109/ISCAS.2018.8351586","DOIUrl":"https://doi.org/10.1109/ISCAS.2018.8351586","url":null,"abstract":"Energy efficiency is a crucial aspect in modern SoCs. Common strategies like aggressive voltage scaling and parallel processing have enabled major improvements in active energy efficiency. However, the big impact of process variations, as well as the temperature sensitivity of devices operating in near threshold force digital designers to adopt very conservative margins for timing closure.","PeriodicalId":6569,"journal":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"19 1","pages":"1-1"},"PeriodicalIF":0.0,"publicationDate":"2018-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"85158156","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Robust Pinning Synchronization of Complex Network with Non-linear Coupling using Switching Control 基于开关控制的非线性耦合复杂网络鲁棒固定同步
2018 IEEE International Symposium on Circuits and Systems (ISCAS) Pub Date : 2018-05-27 DOI: 10.1109/ISCAS.2018.8351137
J. Mishra, M. Jalili, Xinghuo Yu
{"title":"Robust Pinning Synchronization of Complex Network with Non-linear Coupling using Switching Control","authors":"J. Mishra, M. Jalili, Xinghuo Yu","doi":"10.1109/ISCAS.2018.8351137","DOIUrl":"https://doi.org/10.1109/ISCAS.2018.8351137","url":null,"abstract":"This paper describes pinning synchronization of a complex dynamical network consisting of N identical nodes. The nodes are interconnected by a time-varying non-linear coupling terms, which has a general type with some constraints. Many non-linear coupling forms can be modeled as the one considered in this work. The network synchronization is achieved by using non-linear switching control. The stability of the synchronization is proven mathematically using Lyapunov analysis. It is shown that the proposed controller performs well in the presence of disturbances. Finally, simulation examples of Lorenz oscillator networks are given to verify the theoretical results. The simulations show that the proposed switching control outperforms classical linear control by providing not only faster synchronization, but also better robustness against external disturbances.","PeriodicalId":6569,"journal":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"1 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2018-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89590413","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
CNN-Based Bi-Directional Motion Compensation for High Efficiency Video Coding 基于cnn的双向运动补偿高效视频编码
2018 IEEE International Symposium on Circuits and Systems (ISCAS) Pub Date : 2018-05-27 DOI: 10.1109/ISCAS.2018.8351189
Zhenghui Zhao, Shiqi Wang, Shanshe Wang, Xinfeng Zhang, Siwei Ma, Jiansheng Yang
{"title":"CNN-Based Bi-Directional Motion Compensation for High Efficiency Video Coding","authors":"Zhenghui Zhao, Shiqi Wang, Shanshe Wang, Xinfeng Zhang, Siwei Ma, Jiansheng Yang","doi":"10.1109/ISCAS.2018.8351189","DOIUrl":"https://doi.org/10.1109/ISCAS.2018.8351189","url":null,"abstract":"The state-of-the-art High Efficiency Video Coding (HEVC) standard adopts the bi-prediction to improve the coding efficiency for B frame. However, the underlying assumption of this technique is that the motion field is characterized by the block-wise translational motion model, which may not be efficient in the challenging scenarios such as rotation and deformation. Inspired by the excellent signal level prediction capability of deep learning, we propose a bi-directional motion compensation algorithm with convolutional neural network, which is further incorporated into the video coding pipeline to improve the performance of video compression. Our network consists of six convolutional layers and a skip connection, which integrates the prediction error detection and non-linear signal prediction into an end-to-end framework. Experimental results show that by incorporating the proposed scheme into HEVC, up to 10.5% BD-rate savings and 3.1% BD-rate savings on average for random access (RA) configuration have been observed.","PeriodicalId":6569,"journal":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"7 1","pages":"1-4"},"PeriodicalIF":0.0,"publicationDate":"2018-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89661427","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 25
40 Gop/s/mm2 fixed-point operators for Brain Computer Interface in 65 nm CMOS 65纳米CMOS脑机接口40 Gop/s/mm2定点算子
2018 IEEE International Symposium on Circuits and Systems (ISCAS) Pub Date : 2018-05-27 DOI: 10.1109/ISCAS.2018.8351028
Erwan Libessart, M. Arzel, C. Lahuec, F. Andriulli
{"title":"40 Gop/s/mm2 fixed-point operators for Brain Computer Interface in 65 nm CMOS","authors":"Erwan Libessart, M. Arzel, C. Lahuec, F. Andriulli","doi":"10.1109/ISCAS.2018.8351028","DOIUrl":"https://doi.org/10.1109/ISCAS.2018.8351028","url":null,"abstract":"The performance of non-invasive Brain-Computer Interface (BCI) depends on the computing performance of the system which solves the inverse problem. So the number of basic operations computed per second determines the BCI's resolution. An architecture with pipelined and parallelized flow is then required, and each operator in this architecture must be optimised to reach the highest possible computing performance. This paper presents the implementation of a fixed-point reciprocal and an inverse square root operators for the STMicroelectronics 65 nm CMOS technology. This paper follows previous works that optimise these operators on FPGA target. Each operator reaches a computing performance of about 40 Gop/s/mm2, which improves the literature results by a factor of 5. Thus, this works fits well for portable and high performance BCI applications.","PeriodicalId":6569,"journal":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"95 1","pages":"1-4"},"PeriodicalIF":0.0,"publicationDate":"2018-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89507930","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Design Considerations for Integrated, High-Voltage DC-DC Converters 集成高压DC-DC转换器的设计注意事项
2018 IEEE International Symposium on Circuits and Systems (ISCAS) Pub Date : 2018-05-27 DOI: 10.1109/ISCAS.2018.8351566
A. Salimath, Giovanni Gonano, E. Bonizzoni, D. Brambilla, E. Botti, F. Maloberti
{"title":"Design Considerations for Integrated, High-Voltage DC-DC Converters","authors":"A. Salimath, Giovanni Gonano, E. Bonizzoni, D. Brambilla, E. Botti, F. Maloberti","doi":"10.1109/ISCAS.2018.8351566","DOIUrl":"https://doi.org/10.1109/ISCAS.2018.8351566","url":null,"abstract":"This paper presents two design considerations for integrated high-voltage DC-DC converters in automobile and industrial applications. The proposed solutions include (i) a quasi soft-start technique using over-current protection (OCP) circuits and limited duty cycle control and (ii) a technique to drive a floating load-side switch that suppresses the effect of bond-wire bouncing on its gate-source voltage. The first technique avoids the conventional, overhead start-up circuits and significantly reduces the converter startup time. The second technique gains importance primarily from device reliability viewpoint in high-voltage (HV) conditions. The effectiveness of the proposed techniques has been verified with simulations at the transistor level using a 110-nm BCD technology.","PeriodicalId":6569,"journal":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"16 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2018-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"87030151","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Live Demonstration: Electrotactile feedback from an electronic skin through flexible electrode matrix 现场演示:电子皮肤通过柔性电极矩阵反馈触电
2018 IEEE International Symposium on Circuits and Systems (ISCAS) Pub Date : 2018-05-27 DOI: 10.1109/ISCAS.2018.8351822
M. Franceschi, L. Seminara, S. Došen, L. Pinna, Luigi Fares, M. Saleh, M. Valle, D. Farina
{"title":"Live Demonstration: Electrotactile feedback from an electronic skin through flexible electrode matrix","authors":"M. Franceschi, L. Seminara, S. Došen, L. Pinna, Luigi Fares, M. Saleh, M. Valle, D. Farina","doi":"10.1109/ISCAS.2018.8351822","DOIUrl":"https://doi.org/10.1109/ISCAS.2018.8351822","url":null,"abstract":"Closing the prosthesis control loop by providing tactile sensory feedback to the user is a key point in research on active prosthetics as well as an often cited requirement of the prosthesis users.","PeriodicalId":6569,"journal":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"12 1","pages":"1-1"},"PeriodicalIF":0.0,"publicationDate":"2018-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89845014","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Accurately Forecasting the Health of Energy System Assets 准确预测能源系统资产的健康状况
2018 IEEE International Symposium on Circuits and Systems (ISCAS) Pub Date : 2018-05-27 DOI: 10.1109/ISCAS.2018.8351842
Wenshuo Tang, M. Andoni, V. Robu, D. Flynn
{"title":"Accurately Forecasting the Health of Energy System Assets","authors":"Wenshuo Tang, M. Andoni, V. Robu, D. Flynn","doi":"10.1109/ISCAS.2018.8351842","DOIUrl":"https://doi.org/10.1109/ISCAS.2018.8351842","url":null,"abstract":"In this paper we present a review into data driven prognostics and its relevance to resilience in energy systems. A data driven remaining useful life prediction for Li-ion batteries utilizing data analysis via a relevance vector machine (RVM) model is shown to be within 5% accuracy when applied to large lifecycle datasets. Results demonstrate that due to the agile nature of prognostic models and their accuracy, prognostics and health management methods will be vital to resilient and sustainable energy systems.","PeriodicalId":6569,"journal":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"27 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2018-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90376398","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
Design and Optimization of Modular Multiplication for SIDH SIDH模乘法的设计与优化
2018 IEEE International Symposium on Circuits and Systems (ISCAS) Pub Date : 2018-05-27 DOI: 10.1109/ISCAS.2018.8351082
Chunyang Liu, Jian Ni, Weiqiang Liu, Zhe Liu, Máire O’Neill
{"title":"Design and Optimization of Modular Multiplication for SIDH","authors":"Chunyang Liu, Jian Ni, Weiqiang Liu, Zhe Liu, Máire O’Neill","doi":"10.1109/ISCAS.2018.8351082","DOIUrl":"https://doi.org/10.1109/ISCAS.2018.8351082","url":null,"abstract":"Recent progress on quantum physics shows that quantum computers may be a reality in the not too distant future. Based on new mathematical hard problems, post-quantum cryptography (PQC) has been studied to make sure the attacks from quantum computers can be resistant. The latest supersingular isogeny Diffie-Hellman (SIDH) key exchange protocol shows promising security properties among various post-quantum cryptosystems. In this paper, we propose an improved modular multiplication algorithm with special primes that can be used in SIDH key exchange protocol. Both software and hardware implementations are provided and compared with original modular multiplication algorithm. The results show that the software results of improved algorithm can be 24% faster than the original software implementation, while the hardware implementation based on the proposed hardware architecture can be 6 times faster than previous hardware implementation.","PeriodicalId":6569,"journal":{"name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"77 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2018-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90291372","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信