2011 VII Southern Conference on Programmable Logic (SPL)最新文献_第3页

Hardware Particle Swarm Optimization with passive congregation for embedded applications 嵌入式应用的无源聚集硬件粒子群优化

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782644

D. Muñoz, C. Llanos, L. Coelho, M. Ayala-Rincón

引用次数: 10

Power estimations vs. power measurements in Cyclone III devices 旋风III设备的功率估计与功率测量

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782630

J. Oliver, E. Boemo

引用次数: 17

An Euler solver accelerator in FPGA for computational fluid dynamics applications 用于计算流体动力学应用的FPGA欧拉求解器加速器

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782640

Diego Sanchez-Roman, G. Sutter, S. López-Buedo, Iván González, Francisco J. Gómez-Arribas, J. Aracil

引用次数: 9

FPGA implementation of two very low complexity LDPC decoders 用FPGA实现两个非常低复杂度的LDPC解码器

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782617

J. Castiñeira Moreira, M. Rabini, C. Gonzalez, C. A. Gayoso, L. Arnone

引用次数: 2

The MPRACE framework: An open source stack for communication with custom FPGA-based accelerators MPRACE框架:一个用于与定制的基于fpga的加速器通信的开源堆栈

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782641

G. Marcus, Wenxue Gao, A. Kugel, R. Manner

引用次数: 21

An example of rapid design of power electronics control with FPGA in Matlab/Simulink 基于Matlab/Simulink的电力电子控制FPGA快速设计实例

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782627

Juan Pablo Tettamanti, A. Latini, M. Aguirre

引用次数: 2

Intelligent FPGA based system for shape recognition 基于FPGA的智能形状识别系统

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782648

E. C. Pedrino, O. Morandin, E. Kato, V. O. Roda

引用次数: 23

FPGA implementation of an ultra-high speed ADC interface FPGA实现的一个超高速ADC接口

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782642

C. Sisterna, Marcelo J. Segura, Martin Guzzo, Gustavo Ensinck, Carlos Gil

{"title":"FPGA implementation of an ultra-high speed ADC interface","authors":"C. Sisterna, Marcelo J. Segura, Martin Guzzo, Gustavo Ensinck, Carlos Gil","doi":"10.1109/SPL.2011.5782642","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782642","url":null,"abstract":"Nowadays the need for dealing with ultra-high speed Analog to Digital Converter (ADC) is becoming more and more common, from Telecommunications to Precise Instrumentation, every application is increasing the analog to digital interface data rate. The ultra-high sampling rate of the ADCs demands the use of advanced acquisition techniques as well as the latest technology available. The utilization of dedicated Application Specific Integrated Circuit (ASIC) is an expensive solution to deal with the very high throughput from the ADC and its lack of flexibility is a huge drawback. On the other hand, the technology, the architecture and the state-of-the art of the current Field Programmable Gate Arrays (FPGAs) make them especially suitable to act as interface between an ultra-high speed ADC and a data processing unit. Another extra advantage is the reconfigurability of the FPGAs, they can be quickly adapted to different ADCs or different data processing units. The purpose of this paper is to present a practical approach to interface an ultra-high speed 8-bit ADC, MAX104, from Maxim Integrated Circuit, which performs digitalization of the input signal with a sampling rate of 1Gsps and a commercial and popular FPGA, the Virtex2 Pro, from Xilinx Corporation. Once the ADC digital data have been acquired, then they can be processed by either the dedicated FPGA Digital Signal Processing (DSP) blocks, or the FPGA embedded processors or just send the data out to a PC for later processing. Hence, the proposed method of implementation can be used as front-end of a wide range of applications.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"33 1","pages":"161-166"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"86477182","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 13

A dynamic buffer resize technique for networks-on-chip on FPGA 基于FPGA的片上网络的动态缓冲区大小调整技术

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782653

M. Véstias, H. Neto

引用次数: 4

Security-centric FPGA CAD tools to balance dual-rail routing INWDDL designs 以安全为中心的FPGA CAD工具，以平衡INWDDL设计的双轨路由

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782647

Emna Amouri, Z. Marrakchi, H. Mehrez

引用次数: 1