发布求助
文献互助 智能选刊 最新文献

2011 VII Southern Conference on Programmable Logic (SPL)最新文献

筛选
英文 中文
FPGA-based random pulse generator for emulation of a neutron detector system in a nuclear reactor 基于fpga的核反应堆中子探测系统仿真随机脉冲发生器
2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782633
F. Ferrucci, C. Verrastro, G. E. Ríos, D. Estryk
{"title":"FPGA-based random pulse generator for emulation of a neutron detector system in a nuclear reactor","authors":"F. Ferrucci, C. Verrastro, G. E. Ríos, D. Estryk","doi":"10.1109/SPL.2011.5782633","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782633","url":null,"abstract":"In this work an FPGA-based emulator of a pulse-mode neutron detector system is presented. The equipment emulates the digital output of a discriminator circuit and permits the generation of pulse trains ranging from 0.5 pulse/s to 1 Mpulse/s. The emulation is based on a synchronous version of a Poisson process generator using Bernoulli trials. The emulator is controlled via a serial connection to a computer and both the pulse-width and the mean pulse-rate can be dynamically updated; thus, making possible the emulation of a detector evolution when a nuclear reactor is in its start-up/shutting-down phase. To also consider the dead-time effects present in pulse-mode detector systems, the equipment implements the paralyzable and nonparalyzable dead-time models. The emulator also incorporates a data-logger module to record interarrival-time values of the generated pulse train. This last feature can be used to calibrate a rate-meter equipment and to verify the statistics of the emulator's output signal.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"56 1","pages":"103-108"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"81282356","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Customizable security-aware cache for FPGA-based soft processors 基于fpga的软处理器的可定制的安全感知缓存
2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782623
Maciej Kurek, Ioannis Ilkos, W. Luk
{"title":"Customizable security-aware cache for FPGA-based soft processors","authors":"Maciej Kurek, Ioannis Ilkos, W. Luk","doi":"10.1109/SPL.2011.5782623","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782623","url":null,"abstract":"This paper describes a security-aware cache targeting field-programmable gate array (FPGA) technology. Our design is based on an architecture with a remapping table, which provides resilience against side-channel timing attacks. We show how this cache design can be optimised for FPGA resources by an index decoder with content addressable memory structure, which can be customized to meet various requirements. We show, for the first time, how our security-aware cache can be included in the Leon 3 processor, and its performance and resource usage are evaluated.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"82 1","pages":"44-50"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90308068","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A FPGA IEEE-754-2008 decimal64 Floating-Point adder/subtractor FPGA IEEE-754-2008 decimal64浮点加/减法器
2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782657
Carlos Minchola, M. Vazquez, G. Sutter
{"title":"A FPGA IEEE-754-2008 decimal64 Floating-Point adder/subtractor","authors":"Carlos Minchola, M. Vazquez, G. Sutter","doi":"10.1109/SPL.2011.5782657","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782657","url":null,"abstract":"This paper describes the FPGA implementation of a Decimal Floating Point (DFP) adder/subtractor. The design performs addition and subtraction on 64-bit operands that use the IEEE 754-2008 decimal encoding of DFP numbers and is based on a fully pipelined circuit. The design presents a novel hardware for pre-signal generation stage and an enhanced version of previously published leading zero stage. The design can operate at a frequency of 200 MHZ on a Virtex-5 with a latency of 8 cycles. The presented DFP adder/subtractor supports operations on the decimal64 format and it is easily extendable for the decimal128 format. To our knowledge, this is the first hardware FPGA design for adding and subtracting IEEE 754-2008 using decimal64 encoding.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"95 1","pages":"251-256"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"74136040","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
A DDR3 memory based time interleaving FPGA implementation for ISDB-T standard 基于DDR3存储器的ISDB-T标准时间交错FPGA实现
2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782616
E. Marchi, M. Cervetto, Marcelo L. Tenorio
{"title":"A DDR3 memory based time interleaving FPGA implementation for ISDB-T standard","authors":"E. Marchi, M. Cervetto, Marcelo L. Tenorio","doi":"10.1109/SPL.2011.5782616","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782616","url":null,"abstract":"The ISDB-T standard for digital broadcasting incorporates an extensive signal processing scheme in order to achieve reliable data integrity at the remote receiver. Particularly, the time interleaving stage requires a significant memory depth. Common implementations are often based in single-address access memories, which simplifies the algorithm logic but does not provide a cost-effective solution. This paper presents a DDR3 memory based FPGA implementation of the ISDB-T time interleaving stage. Widely available on the market for a broad type of applications, this kind of memory allows high data throughput and represents a low cost alternative. However, data must comply with a special structure and signalling since the memory access is burst-oriented. Consequently, the complexity is increased. The proposed design is both area-efficient and highly reconfigurable.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"11 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77763836","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Ultra wideband digital receiver implemented on FPGA for mobile robot indoor self-localization 基于FPGA的移动机器人室内自定位超宽带数字接收机
2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782632
Marcelo J. Segura, C. Sisterna, Martin Guzzo, Gustavo Ensinck, Carlos Gil
{"title":"Ultra wideband digital receiver implemented on FPGA for mobile robot indoor self-localization","authors":"Marcelo J. Segura, C. Sisterna, Martin Guzzo, Gustavo Ensinck, Carlos Gil","doi":"10.1109/SPL.2011.5782632","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782632","url":null,"abstract":"In impulse-based UWB systems, positional accuracy is inversely proportional to the signal bandwidth. In this work, a number of anchor nodes are located at fixed positions in an indoor environment transmitting synchronized 2.5ns pulses with Differential Binary Phase Shift Keying (DBPSK) modulation. An UWB receiver mounted on a mobile robot utilizes Time Difference of Arrival (TDOA) between pairs of synchronized transmitting anchor nodes for localization. Self-localization implies that position estimation algorithms run locally on the mobile robot. A prototype non-coherent UWB receiver using off-the-shelf components is implemented where signal acquisition runs on a Field Programmable Gate Array (FPGA). Measurement results indicate sub-20cm positional accuracy with Line Of Sight (LOS) and Non-Line of Sight (NLOS) conditions relative to fixed anchor nodes in a typical indoor environment.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"1 1","pages":"97-102"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"81401128","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
An extensible code generation framework for heterogeneous architectures based on IP-XACT 基于IP-XACT的异构体系结构的可扩展代码生成框架
2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782629
Thomas P. Perry, R. Walke, K. Benkrid
{"title":"An extensible code generation framework for heterogeneous architectures based on IP-XACT","authors":"Thomas P. Perry, R. Walke, K. Benkrid","doi":"10.1109/SPL.2011.5782629","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782629","url":null,"abstract":"In this paper, we examine the problem of abstracting the design process for heterogeneous CPU/FPGA systems from the perspective of a group of engineers designing telecommunications systems, and propose a design flow that addresses the constraints imposed in an industrial context whilst striving for maximal compatibility with existing tools and research projects. We thus present a modular and extensible flow based around the IP-XACT standard, which is gaining support in industry, and link this to a front-end built on the semantics of dataflow process networks and a template-based code generation back-end.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"4 1","pages":"81-86"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"82870235","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
FPGA and ASIC convergence FPGA与ASIC的融合
2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782660
C. Valderrama, L. Jojczyk, P. DaCunha Possa, J. D. Dondo Gazzano
{"title":"FPGA and ASIC convergence","authors":"C. Valderrama, L. Jojczyk, P. DaCunha Possa, J. D. Dondo Gazzano","doi":"10.1109/SPL.2011.5782660","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782660","url":null,"abstract":"The growing demands on multimedia applications and high-speed high-quality telecommunication systems with real-time constrains oriented to portable, low power consumption, devices, have being driven technologies development, methodologies and design flows of embedded systems during the last years. Through the analysis of design methodologies and strategies facing multi-core, reconfigurability and power consumption challenges, this educational survey will follow that evolution approaching ASIC and FPGA architectures on the embedded systems arena.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"1 1","pages":"269-274"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88685088","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Known-blocking. Synchronization method for reliable processor using TMR & DPR in SRAM FPGAs Known-blocking。SRAM fpga中基于TMR和DPR的可靠处理器同步方法
2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782625
A. Morillo, A. Astarloa, Jesús Lázaro, U. Bidarte, J. Jiménez
{"title":"Known-blocking. Synchronization method for reliable processor using TMR & DPR in SRAM FPGAs","authors":"A. Morillo, A. Astarloa, Jesús Lázaro, U. Bidarte, J. Jiménez","doi":"10.1109/SPL.2011.5782625","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782625","url":null,"abstract":"The need of critical applications has derived in the development of several safety techniques that aim to guarantee system operability. The vast majority of these systems own a microprocessor to control its functionality. Thus, system reliability largely depends on the proper function of the microprocessor. In the special case of SRAM FPGAs, Triple Modular Redundancy (TMR) combined with Dynamic Partial Reconfiguration (DPR) allows the development of coarse grain modularity architectures where the redundant module is a soft-core microprocessor or a more complex logical unit based in a processor. However, its main lack is a suitable synchronization method for the faulty module once it is reconfigured. This paper shows the trends on synchronization methods for systems that make use of TMR and DPR and proposes a new synchronization method based on a non blocking scheme.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"46 1","pages":"57-62"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80043152","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Hardware primitives for packet flow processing architectures 包流处理体系结构的硬件原语
2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782622
J. Finochietto, S. Paz, C. Zerbini
{"title":"Hardware primitives for packet flow processing architectures","authors":"J. Finochietto, S. Paz, C. Zerbini","doi":"10.1109/SPL.2011.5782622","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782622","url":null,"abstract":"As communication networks move towards 40/100G transmission capacities, wire-speed packet processing is becoming much critical to implement. Most commercial solutions for the high-speed telecom market are based on either ASIC designs and/or network processors (NPs), while enterprise solutions can eventually make use of general purpose processors (GPPs) to deal with much slower processing requirements. As Field-programmable gate array (FPGA) technology continues to evolve, its use for packet processing tasks in network devices is expected to grow. Meanwhile, per-flow processing techniques that scale better than per-packet ones are becoming more widespread in network design. Packet flow processing aims at grouping packets that require similar processing tasks in order to perform them efficiently. This paper proposes the definition of hardware primitives that can be assembled and reused to build packet flow processing architectures. These primitives are described and discussed as well as their interconnection strategy. To illustrate the concept, a case study of an implementation of a packet switch architecture is finally presented.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"74 1","pages":"37-43"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"79976693","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
FPGA implementation of a chaotic oscillator using RK4 method 用RK4方法FPGA实现一个混沌振荡器
2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782646
L. De Micco, H. Larrondo
{"title":"FPGA implementation of a chaotic oscillator using RK4 method","authors":"L. De Micco, H. Larrondo","doi":"10.1109/SPL.2011.5782646","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782646","url":null,"abstract":"The dual deterministic-stochastic behavior of chaotic systems (CS) makes them extremely interesting in electronic engineering as CS may replace noise sources in different applications. Consequently it is convenient to have hardware implementations for both, analog and digital versions. Discrete components, Micro Controllers, Digital Signal Processors (DSP) and Field Programmable Gate Arrays (FPGAs) are possible choices.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"7 1","pages":"185-190"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88875752","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信