2011 VII Southern Conference on Programmable Logic (SPL)最新文献_第2页

Python as a hardware description language: A case study Python作为硬件描述语言:一个案例研究

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782635

J. I. Villar, J. Juan, M. Bellido, J. Viejo, D. Guerrero, J. Decaluwe

引用次数: 25

A novel method for secure intellectual property deployment in embedded systems 一种在嵌入式系统中安全部署知识产权的新方法

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782649

Sunil Malipatlolla, S. Huss

{"title":"A novel method for secure intellectual property deployment in embedded systems","authors":"Sunil Malipatlolla, S. Huss","doi":"10.1109/SPL.2011.5782649","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782649","url":null,"abstract":"The configuration data sequence of a Field Programmable Gate Array (FPGA) is an Intellectual Property (IP) of the original designer. With the increase in deployment of FPGAs in modern embedded systems, the IP protection of FPGA has become a necessary requirement for many IP vendors. There have been already many proposals to overcome this problem using symmetric encryption techniques but these methods need a cryptographic key to be stored in a non-volatile memory located on FPGA or in a battery-backed RAM as done in some of the current FPGAs. The expenses with the proposed methods are, occupation of larger area on FPGA in the former case and limited lifetime of the device in the latter. In contrast, we propose a novel method which combines the Dynamic Partial Reconfiguration (Dynamic PR) feature of an SRAM-based FPGA with the Public Key Cryptography (PKC) to protect the FPGA configuration files without the need of fixed key storage on FPGA or external to FPGA. The proposed method, is secure against the known attacks such as the Man-In-The-Middle (MITM) attack and replay attack. Therefore, the method can be used for secure deploying of IPs from local and remote vendors. Also, using this novel method not only high-end FPGAs but also low-end FPGAs with PR capabilities are secured.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"258 1","pages":"203-208"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75557020","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 7

Using partial reconfigurability to aid debugging of FPGA designs 利用部分可重构性帮助FPGA设计调试

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782651

A. Ehliar, J. Siverskog

引用次数: 1

Spanning forests in constant time using FPGAS applied to network design problems 用fpga在恒定时间内跨越森林解决网络设计问题

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782645

T. Silva, Marcilyanne Moreira Gois, Paulo Matias, A. Delbem, E. Marques, Vanderlei Bonato

{"title":"Spanning forests in constant time using FPGAS applied to network design problems","authors":"T. Silva, Marcilyanne Moreira Gois, Paulo Matias, A. Delbem, E. Marques, Vanderlei Bonato","doi":"10.1109/SPL.2011.5782645","DOIUrl":"https://doi.org/10.1109/SPL.2011.5782645","url":null,"abstract":"Problems involving network design can be found in many real world applications such as power systems, vehicle routing, telecommunication networks, phylogenetic trees, among others. These problems involve thousands or millions of input variables and often need information and solution in real time. In general, they are computationally complex (NP-Hard). In this context, metaheuristics like evolutionary algorithms have been investigated. Recently, researches have shown that the performance of evolutionary algorithms for network design problems can be significantly increased by means of more appropriate dynamic data structures (encodings). To achieve high performance, we parallelized the application via a dynamic data structure, called node-depth encoding for representation of a set (population) of spanning forests. This paper proposes an FPGA-based hardware architecture, denominated Hardware-Parallelized NDE (HPNDE), which is able to generate spanning trees (forests) in a constant average running time O(1), enabling its application in real large-scale problems, given an FPGA with enough resources to implement such structure. The parallelized approach is 1.5k times faster than its sequential counterpart.","PeriodicalId":6329,"journal":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","volume":"15 1","pages":"179-184"},"PeriodicalIF":0.0,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"87960648","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

A novel low-latency parallel architecture for digital PLL with application to ultra-high speed carrier recovery systems 一种适用于超高速载波恢复系统的新型低延迟数字锁相环并行架构

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782621

P. Gianni, H. Carrer, G. Corral-Briones, M. Hueda

引用次数: 8

Soft error in FPGA-implemented asynchronous circuits fpga实现异步电路中的软误差

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782652

W. Kuang, Yu Bai

引用次数: 1

Experiences applying framework-based functional verification to a design for programmable logic 有将基于框架的功能验证应用于可编程逻辑设计的经验

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782634

O. Goni, M. Vazquez, E. Todorovich, G. Sutter

引用次数: 4

A high data rate BPSK receiver implementation in FPGA for high dynamics applications 高数据速率BPSK接收机的FPGA实现，用于高动态应用

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782654

Juan Augusto Maya, Nicolas A. Casco, P. A. Roncagliolo, Javier G. García

引用次数: 4

Iterative decimal multiplication using binary arithmetic 使用二进制算法的迭代十进制乘法

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782658

M. Véstias, H. Neto

引用次数: 16

Balanced bipartitioning of a multi-weighted hypergraph for heterogeneous FPGAS 异构fpga的多加权超图平衡双划分

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI: 10.1109/SPL.2011.5782631

Sagnik Mukhopadhyay, Pritha Banerjee, S. Sur-Kolay

引用次数: 1