Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078)最新文献_第6页

An Efficient And Flexible Methodology For Modelling And Simulation Of Heterogeneous Mechatronic Systems 一种高效灵活的异构机电系统建模与仿真方法

Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) Pub Date : 1999-01-01 DOI: 10.1145/307418.307513

S. Scherber, C. Müller-Schloer

引用次数: 0

High-speed software-based platform for embedded software of a single-chip MPEG-2 video encoder LSI with HDTV scalability 基于高速软件的嵌入式软件平台的单片MPEG-2视频编码器LSI具有HDTV可扩展性

Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) Pub Date : 1999-01-01 DOI: 10.1145/307418.307510

Katsuyuki Ochiai, Hiroe Iwasaki, J. Naganuma, M. Endo, T. Ogura

引用次数: 7

Identification and exploitation of symmetries in DSP algorithms 识别和利用DSP算法中的对称性

Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) Pub Date : 1999-01-01 DOI: 10.1145/307418.307572

C. V. Eijk, E. Jacobs, B. Mesman, A. Timmer

引用次数: 10

Scaling deeper to submicron: on-line testing to the rescue 深入到亚微米:在线测试拯救

Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) Pub Date : 1999-01-01 DOI: 10.1145/307418.307539

M. Nicolaidis, Y. Zorian

{"title":"Scaling deeper to submicron: on-line testing to the rescue","authors":"M. Nicolaidis, Y. Zorian","doi":"10.1145/307418.307539","DOIUrl":"https://doi.org/10.1145/307418.307539","url":null,"abstract":"Summary form only given. Progress in technological scaling allows the integration into a single chip of hundreds of millions of transistors, moving quickly to the multi-billion transistor capacities. Achieving acceptable quality and reliability levels for these complex products is one of the most critical issues that need to be faced. Testability is therefore a key factor that could limit these trends if not addressed adequately. At these levels of complexity external testing is becoming infeasible due to ATPG limitations. At the same time, the scan approach is losing interest due to the increasing length of scan chains (and thus test length), and low test application speed. At-speed test is a major limitation at a context where increasing clock frequencies (moving quickly to the multi-GHz domain), are making timing faults predominant. Automatic Test Equipment (ATE) is another important limitation, since, although its very high cost, it does not offer the memory capacities/depth and test application speed required for testing present day ICs. Under these constraints, the only realistic issue is to extend the BIST practice beyond memory testing. This requires new developments on logic BIST for increasing fault coverage while containing hardware cost. Furthermore, new developments on fault modeling, fault simulation, and ATPG tools are needed to encounter for timing faults, cross talk, ground bounce and other spurious faults. These developments should be oriented towards a BIST approach.","PeriodicalId":442382,"journal":{"name":"Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130991795","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 10

Kernel scheduling in reconfigurable computing 可重构计算中的内核调度

Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) Pub Date : 1999-01-01 DOI: 10.1145/307418.307460

R. Maestre, F. Kurdahi, N. Bagherzadeh, H. Singh, R. Hermida, Milagros Fernández

引用次数: 52

OTA amplifiers design on digital sea-of-transistors array 基于数字晶体管海阵列的OTA放大器设计

Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) Pub Date : 1999-01-01 DOI: 10.1145/307418.307500

JungBum Choi, S. Bampi

引用次数: 5

A method to diagnose faults in linear analog circuits using an adaptive tester 利用自适应测试仪诊断线性模拟电路故障的方法

Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) Pub Date : 1999-01-01 DOI: 10.1145/307418.307487

É. Cota, L. Carro, M. Lubaszewski

引用次数: 10

Minimal length diagnostic tests for analog circuits using test history 使用测试历史的模拟电路的最小长度诊断测试

Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) Pub Date : 1999-01-01 DOI: 10.1145/307418.307488

A. Gomes, A. Chatterjee

引用次数: 13

Efficient switching activity simulation under a real delay model using a bitparallel approach 用位并行方法模拟真实延迟模型下的高效开关活动

Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) Pub Date : 1999-01-01 DOI: 10.1145/307418.307544

Markus Bühler, M. Papesch, K. Kapp, U. Baitinger

引用次数: 8

A fault list reduction approach for efficient bridge fault diagnosis 基于故障列表简化的桥梁故障诊断方法

Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078) Pub Date : 1999-01-01 DOI: 10.1145/307418.307508

Jue Wu, G. S. Greenstein, E. Rudnick

引用次数: 1