发布求助
文献互助 智能选刊 最新文献

2008 9th International Conference on Solid-State and Integrated-Circuit Technology最新文献

筛选
英文 中文
High-performance hetero-nanocrystal memories 高性能异质纳米晶存储器
2008 9th International Conference on Solid-State and Integrated-Circuit Technology Pub Date : 2008-12-30 DOI: 10.1109/ICSICT.2008.4734699
Bei Li, Yan Zhu, Huimei Zhou, Jianlin Liu
{"title":"High-performance hetero-nanocrystal memories","authors":"Bei Li, Yan Zhu, Huimei Zhou, Jianlin Liu","doi":"10.1109/ICSICT.2008.4734699","DOIUrl":"https://doi.org/10.1109/ICSICT.2008.4734699","url":null,"abstract":"Metal-oxide-semiconductor field effect transistor (MOSFET) memories with self-aligned hetero-nanocrystals (TiSi2/Si and Ge/Si) as the floating gates were fabricated and characterized. Better performances were found in hetero-nanocrystal memory, including longer retention time, larger storage capability and improved writing efficiency.","PeriodicalId":436457,"journal":{"name":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","volume":"20 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125046323","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
FPGA interconnect testing algorithm based on routing-resource graph 基于路由资源图的FPGA互连测试算法
2008 9th International Conference on Solid-State and Integrated-Circuit Technology Pub Date : 2008-12-30 DOI: 10.1109/ICSICT.2008.4734988
L. Dai, Zhi-bin Liu, Shao-chi Liang, Meng Yang, Ling-li Wang
{"title":"FPGA interconnect testing algorithm based on routing-resource graph","authors":"L. Dai, Zhi-bin Liu, Shao-chi Liang, Meng Yang, Ling-li Wang","doi":"10.1109/ICSICT.2008.4734988","DOIUrl":"https://doi.org/10.1109/ICSICT.2008.4734988","url":null,"abstract":"Static-random-access-memory(SRAM)-based field programmable gate arrays (FPGAs) consists of 50% ~70% routing resources. A simple programmable interconnect point (PIP) is a switch controlled by SRAM configuration cell connecting two wires. A novel traverse algorithm targeted for the detection of PIP open faults is proposed. Experimental results run on the Fudan design system (FDS) platform show that the algorithm is effective to examine the open faults of the routing paths caused by the PIPs fault configuration.","PeriodicalId":436457,"journal":{"name":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","volume":"42 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116769716","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
A VLSI structural optimization method and workflow based on synthesis frequency inflexion 一种基于合成频率拐点的VLSI结构优化方法及工作流程
2008 9th International Conference on Solid-State and Integrated-Circuit Technology Pub Date : 2008-12-30 DOI: 10.1109/ICSICT.2008.4734930
Chungan Peng, Y. Li, Xiaoxin Cui, Xixin Cao, Dunshan Yu
{"title":"A VLSI structural optimization method and workflow based on synthesis frequency inflexion","authors":"Chungan Peng, Y. Li, Xiaoxin Cui, Xixin Cao, Dunshan Yu","doi":"10.1109/ICSICT.2008.4734930","DOIUrl":"https://doi.org/10.1109/ICSICT.2008.4734930","url":null,"abstract":"A synthesis frequency inflexion phenomenon of VLSI synthesis process is discussed, and then a VLSI structural optimization method with its workflow based on the analysis of synthesis frequency infrexion and register insertion is proposed. Registers are usually used for sequential synchronization and increasing maximum operating frequency, but in this issue, they are utilized to avoid excessively high combinational logic expenditure. In the H.264 macroblock-level SAD tree case, 50.6% improvement in speed is achieved at the expense of 2.9% increment in area. This method contains no complex algorithm, but exhibits good operability and generality. It is very suitable and useful for complicated VLSI structural design and/or their critical path optimization.","PeriodicalId":436457,"journal":{"name":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125126325","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
CMOS-NDR transistor CMOS-NDR晶体管
2008 9th International Conference on Solid-State and Integrated-Circuit Technology Pub Date : 2008-12-30 DOI: 10.1109/ICSICT.2008.4734479
Wei-lian Guo, Wei Wang, P. Niu, Xiao-yun Li, Xin Yu, Lu-hong Mao, Hongwei Liu, Guang-hua Yang, Ruiliang Song
{"title":"CMOS-NDR transistor","authors":"Wei-lian Guo, Wei Wang, P. Niu, Xiao-yun Li, Xin Yu, Lu-hong Mao, Hongwei Liu, Guang-hua Yang, Ruiliang Song","doi":"10.1109/ICSICT.2008.4734479","DOIUrl":"https://doi.org/10.1109/ICSICT.2008.4734479","url":null,"abstract":"In this paper, a novel device - MOS-NDR transistor is proposed and fabricated which is composed of four N-channel metal-oxide-semiconductor field effect-transistor (NMOS) devices. This MOS-NDR transistor could exhibit the negative differential resistance (NDR) characteristics similar to the conventional NDR device such as compound material based RTD (resonant tunneling diode) in the current-voltage characteristics by suitably modulating the MOS parameters, at the same time it could realize good modulation effect by the third terminal and has advantages of low working voltage (peak voltage Vp=0.7 V) and high PVCR (Peak to Valley Current Ratio) (nearly 10:1). The design and fabrication of this device are completely compatible with the standard 0.35 ¿m CMOS process, thus can considerably extend the functions of the CMOS circuits into new scope.","PeriodicalId":436457,"journal":{"name":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","volume":"14 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125279417","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 11
Analysis of metal routing technique in a novel dual direction multi-finger SCR ESD protection device 新型双向多指可控硅ESD保护器件的金属布线技术分析
2008 9th International Conference on Solid-State and Integrated-Circuit Technology Pub Date : 2008-12-30 DOI: 10.1109/ICSICT.2008.4734540
Du Xiaoyang, Dong Yan, J. Liou
{"title":"Analysis of metal routing technique in a novel dual direction multi-finger SCR ESD protection device","authors":"Du Xiaoyang, Dong Yan, J. Liou","doi":"10.1109/ICSICT.2008.4734540","DOIUrl":"https://doi.org/10.1109/ICSICT.2008.4734540","url":null,"abstract":"A novel dual direction SCR (DDSCR) ESD protection device is implemented in HJTK 0.18-¿m CMOS process without deep N-well or T-well masks. Both parallel and anti-parallel metal routing method of multi-fingered DDSCR is investigated in this paper. It shows that metal routing in layout design plays an important role in the performance of multi-fingered DDSCR due to its symmetrical TLP I-V plot characteristics.","PeriodicalId":436457,"journal":{"name":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","volume":"13 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123858107","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Improved high temperature retention and endurance in HfON trapping memory with double quantum barriers 双量子势垒提高HfON捕获存储器的高温保持性和耐久性
2008 9th International Conference on Solid-State and Integrated-Circuit Technology Pub Date : 2008-12-30 DOI: 10.1109/ICSICT.2008.4734666
A. Chin, H.J. Yang, S.H. Lin, C. Liao, W. Chen, F. Yeh
{"title":"Improved high temperature retention and endurance in HfON trapping memory with double quantum barriers","authors":"A. Chin, H.J. Yang, S.H. Lin, C. Liao, W. Chen, F. Yeh","doi":"10.1109/ICSICT.2008.4734666","DOIUrl":"https://doi.org/10.1109/ICSICT.2008.4734666","url":null,"abstract":"We have compared the device performance of double-quantum-barrier charge-trapping memory of a TaN/Ir<sub>3</sub>Si-[HfAlO-LaAlO<sub>3</sub>]-HfON<sub>0.2</sub>-[HfAlO-SiO<sub>2</sub>]-Si device with single barrier non-volatile memory MONOS devices at close EOT. At 150°C under fast 100 ¿s and low ±9 V P/E, the double-quantum-barrier charge-trapping device shows a 3.2 V initial ¿V<sub>th</sub> and 2.7 V 10-year extrapolated retention. This retention decay rate is much improved from single barrier device.","PeriodicalId":436457,"journal":{"name":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","volume":"107 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121240044","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A novel floating gate engineering technique for improved data retention of flash memory devices 一种新的浮栅工程技术，用于提高闪存设备的数据保留
2008 9th International Conference on Solid-State and Integrated-Circuit Technology Pub Date : 2008-12-30 DOI: 10.1109/ICSICT.2008.4734673
J. Pu, D. Chan, B. Cho
{"title":"A novel floating gate engineering technique for improved data retention of flash memory devices","authors":"J. Pu, D. Chan, B. Cho","doi":"10.1109/ICSICT.2008.4734673","DOIUrl":"https://doi.org/10.1109/ICSICT.2008.4734673","url":null,"abstract":"We propose one novel approach on engineering floating gate (FG) of Flash memory cell: carbon incorporation into polysilicon FG. This technique demonstrated improvement in retention and larger program/erase Vth window, especially for smaller capacitance coupling ratio cell which is important for future scaled Flash memory cells.","PeriodicalId":436457,"journal":{"name":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","volume":"76 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127713724","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
CDM ESD failure modes and VFTLP testing for protection evaluation CDM ESD失效模式和VFTLP测试保护评估
2008 9th International Conference on Solid-State and Integrated-Circuit Technology Pub Date : 2008-12-30 DOI: 10.1109/ICSICT.2008.4734539
Y. Zhou, J. Hajjar
{"title":"CDM ESD failure modes and VFTLP testing for protection evaluation","authors":"Y. Zhou, J. Hajjar","doi":"10.1109/ICSICT.2008.4734539","DOIUrl":"https://doi.org/10.1109/ICSICT.2008.4734539","url":null,"abstract":"Most integrated circuit ESD damages are caused by CDM stresses. This paper discusses CDM failure modes. The most common such failure is damage to the gate oxide in the MOS device. A new methodology that uses a gate oxide damage monitor and modified VFTLP testing is proposed for assessing CDM protection effectiveness and robustness in I/O circuits. A test structure for such an evaluation is also introduced.","PeriodicalId":436457,"journal":{"name":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","volume":"26 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132527710","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 14
Fabrication and DC current-voltage characteristics of real space transfer transistor with dual-quantum-well channel 双量子阱通道实空间转移晶体管的制备及其直流电流-电压特性
2008 9th International Conference on Solid-State and Integrated-Circuit Technology Pub Date : 2008-12-30 DOI: 10.1109/ICSICT.2008.4734592
Xin Yu, Shilin Zhang, L. Mao, Weilian Guo, Xiaoli Wang
{"title":"Fabrication and DC current-voltage characteristics of real space transfer transistor with dual-quantum-well channel","authors":"Xin Yu, Shilin Zhang, L. Mao, Weilian Guo, Xiaoli Wang","doi":"10.1109/ICSICT.2008.4734592","DOIUrl":"https://doi.org/10.1109/ICSICT.2008.4734592","url":null,"abstract":"We reported the standard ¿¿¿ shape negative differential resistance as well as a level and smooth valley region in real space transfer transistor (RSTT) with dual-quantum-well channel, which are formed by ¿-doping GaAs quantum-well and InGaAs/GaAs heterojunction quantum-well. The highest peak-to-valley current ratio (PVCR) of RSTT reaches 4 at room temperature. The highest peak current density transconductance (¿JP/¿VGS) is 130 ms/mm, which demonstrates the control ability of gate to JP. The mechanism of obvious NDR of RSTT can be explained that the hot electron in the InGaAs U-shaped quantum-well channel transfers into V-shaped ¿-doping GaAs quantum-well channel, and the hot electron transfers into gate electrode from V-shaped ¿-doping GaAs quantum-well channel. This novel NDR device would be expected to applied in NDR circuits to instead of RTD+HEMT.","PeriodicalId":436457,"journal":{"name":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","volume":"76 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132736626","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A compact transceiver for narrow bandwidth and high power Ka-band application 一种适用于窄带宽和高功率ka波段应用的小型收发器
2008 9th International Conference on Solid-State and Integrated-Circuit Technology Pub Date : 2008-12-30 DOI: 10.1109/ICSICT.2008.4734848
Yuan Liu, Zhi-gang Wang, Jie Wen, B. Yan, R. Xu
{"title":"A compact transceiver for narrow bandwidth and high power Ka-band application","authors":"Yuan Liu, Zhi-gang Wang, Jie Wen, B. Yan, R. Xu","doi":"10.1109/ICSICT.2008.4734848","DOIUrl":"https://doi.org/10.1109/ICSICT.2008.4734848","url":null,"abstract":"Using the GaAs MMICs, other components and advanced package techniques, we realized a compact transceiver module with high power (about 35 dBm), receiver noise figure less than 4.5 dB and bandwidth 1% in Ka-band operating frequencies. This module consists of 15 MMICs and over 100 components, and demonstrates narrow bandwidth with high power in millimeter-wave transceiver module. This work has also laid a good foundation for the technology of combining the MMIC and other component for a versatile millimeter-wave transceiver module.","PeriodicalId":436457,"journal":{"name":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","volume":"91 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133904560","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信