2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)最新文献_第5页

Comparison of gate-driven and bulk-driven current mirror topologies 栅极驱动和块驱动电流镜像拓扑的比较

2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) Pub Date : 2016-04-20 DOI: 10.1109/DDECS.2016.7482457

Matej Rakus, V. Stopjaková, D. Arbet

引用次数: 14

Precision human body temperature measurement based on thermistor sensor 基于热敏电阻传感器的精确人体温度测量

2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) Pub Date : 2016-04-20 DOI: 10.1109/DDECS.2016.7482451

Paweł Narczyk, Krzysztof Siwiec, W. Pleskacz

引用次数: 25

Implementation of DBFN processor for Synthetic Aperture Radar application DBFN处理器在合成孔径雷达应用中的实现

2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) Pub Date : 2016-04-20 DOI: 10.1109/DDECS.2016.7482462

O. Schrape, A. Koczor, P. Penkala, V. Petrovic, M. Krstic

引用次数: 4

A fault injection platform for the analysis of soft error effects in FPGA soft processors FPGA软处理器软误差效应分析的故障注入平台

2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) Pub Date : 2016-04-20 DOI: 10.1109/DDECS.2016.7482459

Aitzan Sari, M. Psarakis

{"title":"A fault injection platform for the analysis of soft error effects in FPGA soft processors","authors":"Aitzan Sari, M. Psarakis","doi":"10.1109/DDECS.2016.7482459","DOIUrl":"https://doi.org/10.1109/DDECS.2016.7482459","url":null,"abstract":"Soft processors in SRAM-based FPGAs are gaining acceptance as enabling technology for building embedded systems in several market domains, even for critical applications such as space, transportation and medical devices. However, due to the high vulnerability of SRAM-based FPGAs to single-event upsets (SEUs), which is expected to be aggravated in the future, as FPGA devices are moving aggressively to the nanometer regime, the hardening of soft processors against soft errors will become a major design issue especially for critical applications. Most SEU mitigation approaches proposed in the past are based on the triplication or duplication techniques, thus imposing significant area and performance overheads. A more detailed analysis of the soft error sensitivity of FPGA soft processor and their faulty behavior will enable the development of efficient, low-cost hardening techniques. To this end, we present a fault injection platform based on an open-source CAD framework (RapidSmith) for the analysis of soft error effects in Xilinx FPGA soft processors. Our platform supports the estimation of soft error sensitivity per configuration bit/frame, processor component and benchmark. An on-chip microcontroller is used to inject and correct soft errors in the configuration memory and monitor target processor behavior. It includes a custom peripheral to monitor and record specific processor signals (e.g. exception signals, performance counters) which may manifest the effects of soft errors. The proposed platform is demonstrated through an extensive fault injection campaign in the Leon3 soft processor. The novelty of the framework is it's availability as open-source fault-injection tool designed to target soft processors and the introduction of fault identification by using performance counter.","PeriodicalId":404733,"journal":{"name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-04-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121342420","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 10

Low-voltage bulk-driven variable gain amplifier in 130 nm CMOS technology 130nm CMOS技术的低压体驱动可变增益放大器

2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) Pub Date : 2016-04-20 DOI: 10.1109/DDECS.2016.7482439

D. Arbet, M. Kovác, L. Nagy, V. Stopjaková, J. Brenkus

引用次数: 11