发布求助
文献互助 智能选刊 最新文献

IPSJ Transactions on System LSI Design Methodology最新文献

筛选
英文 中文
Courier: A Toolchain for Application Acceleration on Heterogeneous Platforms Courier:异构平台上应用程序加速的工具链
IPSJ Transactions on System LSI Design Methodology Pub Date : 2015-02-01 DOI: 10.2197/ipsjtsldm.8.105
Takaaki Miyajima, David B. Thomas, H. Amano
{"title":"Courier: A Toolchain for Application Acceleration on Heterogeneous Platforms","authors":"Takaaki Miyajima, David B. Thomas, H. Amano","doi":"10.2197/ipsjtsldm.8.105","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.8.105","url":null,"abstract":"Computationally intensive applications using an open-source library such as OpenCV, BLAS or FFT are widely available on various research or industry applications. Although the optimized code of such libraries has been prepared for an accelerator, off-loading is difficult for non-expert users, especially when only binary of applications can be accessed. This paper presents a new toolchain for application acceleration called Courier. It only requires a executable binary of the target application and a corresponding function code for an accelerator. Besides, it doesn’t require a source code of the application nor re-compilation of the binary. A work-flow of Courier is a simple and intended for non-expert users. It extracts runtime information from running binary, generates task graph, and then replaces the original function with a corresponding accelerator function. Many steps along with the application acceleration process are automatically executed. The users can refer to the acceleration result and modify the task graph if needed. In our case studies, Courier was used for acceleration of three applications; image processing, matrix multiplication and spectrum analysis. Functions are off-loaded to a GPU without any modification to the original source code. Applications are sped up 8.89, 8.16 and 1.23 times, respectively.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"20 1","pages":"105-115"},"PeriodicalIF":0.0,"publicationDate":"2015-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"84591194","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Layer Assignment and Equal-length Routing for Disordered Pins in PCB Design PCB设计中无序引脚的层分配与等长布线
IPSJ Transactions on System LSI Design Methodology Pub Date : 2015-02-01 DOI: 10.2197/ipsjtsldm.8.75
Ran Zhang, Tieyuan Pan, Li Zhu, Takahiro Watanabe
{"title":"Layer Assignment and Equal-length Routing for Disordered Pins in PCB Design","authors":"Ran Zhang, Tieyuan Pan, Li Zhu, Takahiro Watanabe","doi":"10.2197/ipsjtsldm.8.75","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.8.75","url":null,"abstract":"In recent printed circuit board (PCB) design, due to the high density of integration, the signal propagation delay or skew has become an important factor for a circuit performance. As the routing delay is proportional to the wire length, the controllability of the wire length is usually focused on. In this research, a heuristic algorithm to get equal-length routing for disordered pins in PCB design is proposed. The approach initially checks the longest common subsequence of source and target pin sets to assign layers for pins. Single commodity flow is then carried out to generate the base routes. Finally, considering target length requirement and available routing region, R-flip and C-flip are adopted to adjust the wire length. The experimental results show that the proposed method is able to obtain the routes with better wire length balance and smaller worst length error in reasonable CPU times.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"33 1","pages":"75-84"},"PeriodicalIF":0.0,"publicationDate":"2015-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"91033892","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Efficient Design Exploration Framework of SW/HW Systems Based on Tightly-coupled Thread Model 基于紧密耦合线程模型的软件/硬件系统高效设计探索框架
IPSJ Transactions on System LSI Design Methodology Pub Date : 2015-01-01 DOI: 10.2197/ipsjtsldm.8.38
A. Khan, T. Isshiki, Dongju Li, H. Kunieda
{"title":"Efficient Design Exploration Framework of SW/HW Systems Based on Tightly-coupled Thread Model","authors":"A. Khan, T. Isshiki, Dongju Li, H. Kunieda","doi":"10.2197/ipsjtsldm.8.38","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.8.38","url":null,"abstract":"In order to meet the increased computational requirement of today’s consumer portable devices, heterogeneous multiprocessor system-on-chip (MPSoC) architectures have become widespread. These MPSoCs include not only multiple processors but also multiple dedicated hardware accelerators. Due to the increase complexity of the MPSoC, fast and accurate design space exploration (DSE) for best system performance at early stage of the design process is desired. Any DSE solution is desired to provide best system partitioning scheme for best performance with efficient area utilization. In this paper we propose a design space exploration framework for heterogeneous MPSoC based on tightly-coupled thread (TCT) parallel programing model which can handles system partition exploration and HW synthesis exploration. The proposed framework drastically reduces the exponential size design space into near-linear size by utilizing the accurate HW timing models as the indicator for system bottleneck and guiding the enumeration process of HW version combinations. Experimental results shows the accuracy of the proposed method with an average estimation error of 1.38% for HW timing of each thread, and 2.80% estimation error for the system-level simulation, where the simulation speedup factor was in the order of 5,000 times. Currently the proposed framework partially depends on a high level synthesis (HLS) tool eXCite, but other HLS tools can be easily integrated into the proposed framework.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"9 1","pages":"38-50"},"PeriodicalIF":0.0,"publicationDate":"2015-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75092060","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
An Allocation Optimization Method for Partially-reliable Scratch-pad Memory in Embedded Systems 嵌入式系统中部分可靠刮刮板存储器的分配优化方法
IPSJ Transactions on System LSI Design Methodology Pub Date : 2015-01-01 DOI: 10.2197/ipsjtsldm.8.100
Takuya Hatayama, Hideki Takase, K. Takagi, N. Takagi
{"title":"An Allocation Optimization Method for Partially-reliable Scratch-pad Memory in Embedded Systems","authors":"Takuya Hatayama, Hideki Takase, K. Takagi, N. Takagi","doi":"10.2197/ipsjtsldm.8.100","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.8.100","url":null,"abstract":"In this paper, we propose the use of a memory system which has a partially reliable scratch-pad memory (SPM). The reliable region of the SPM employing the ECC is higher soft error tolerant but larger energy consumption than the normal region. We propose an allocation method in order to optimize energy consumption while ensuring required reliability. An allocation method about instruction and data to proposed memory system is formulated as integer linear programming, where the solution archives optimal energy consumption and required reliability. Evaluation result shows that the proposed method is effective when overhead for error correction is large.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"47-330 1","pages":"100-104"},"PeriodicalIF":0.0,"publicationDate":"2015-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76607891","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
DRAMSys: A Flexible DRAM Subsystem Design Space Exploration Framework 一个灵活的DRAM子系统设计空间探索框架
IPSJ Transactions on System LSI Design Methodology Pub Date : 2015-01-01 DOI: 10.2197/ipsjtsldm.8.63
Matthias Jung, C. Weis, N. Wehn
{"title":"DRAMSys: A Flexible DRAM Subsystem Design Space Exploration Framework","authors":"Matthias Jung, C. Weis, N. Wehn","doi":"10.2197/ipsjtsldm.8.63","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.8.63","url":null,"abstract":"In systems ranging from mobile devices to servers, Dynamic Random Access Memories (DRAM) have a big impact on performance and contributes a significant part of the total consumed power. Conventional DDR3-based solutions are stretched thin as their maximum bandwidth is limited by the I/O count and interface speed. As new solutions are coming onto the market (JEDEC DDR4, JEDEC WIDE I/O, Micron’s hybrid memory cube: HMC or JEDEC’s high bandwidth memory: HBM) it is critical to evaluate the performance of these solutions and assess their suitability for specific applications. Furthermore, in systems with 3D stacking, the challenges of high power densities and thermal dissipation are exacerbated. It is crucial to have a flexible and holistic DRAM subsystem framework for exhaustive design space explorations, which can handle all this different types of memories, as well as the aspects of performance, power and temperature.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"34 1","pages":"63-74"},"PeriodicalIF":0.0,"publicationDate":"2015-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77848923","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 55
Layout Generator with Flexible Grid Assignment for Area Efficient Standard Cell 具有灵活网格分配的区域高效标准单元布局生成器
IPSJ Transactions on System LSI Design Methodology Pub Date : 2015-01-01 DOI: 10.2197/ipsjtsldm.8.131
S. Nishizawa, T. Ishihara, H. Onodera
{"title":"Layout Generator with Flexible Grid Assignment for Area Efficient Standard Cell","authors":"S. Nishizawa, T. Ishihara, H. Onodera","doi":"10.2197/ipsjtsldm.8.131","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.8.131","url":null,"abstract":"This paper discusses a standard cell layout generator that can be used to generate a standard cell library optimized to a target application. It can generate an area efficient layout from a virtual-grid symbolic layout with the ability of flexible grid positioning that considers local design rules enforced in a scaled technology. The generator reduces the cost of library design and enables an optimization of each cell with detailed layout information that can be used to estimate the performance of the cell under design. A standard cell library has been generated for commercial 28-nm FDSOI CMOS process using the proposed layout generator, and used for circuit design. Correct operation of designed circuit is observed form fabricated chip test.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"39 1","pages":"131-135"},"PeriodicalIF":0.0,"publicationDate":"2015-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88488462","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Automatic Synthesis of Inter-heterogeneous-processor Communication for Programmable System-on-chip 可编程片上系统异构处理器间通信的自动合成
IPSJ Transactions on System LSI Design Methodology Pub Date : 2015-01-01 DOI: 10.2197/ipsjtsldm.8.95
Yuki Ando, Y. Ishida, S. Honda, H. Takada, M. Edahiro
{"title":"Automatic Synthesis of Inter-heterogeneous-processor Communication for Programmable System-on-chip","authors":"Yuki Ando, Y. Ishida, S. Honda, H. Takada, M. Edahiro","doi":"10.2197/ipsjtsldm.8.95","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.8.95","url":null,"abstract":"This paper introduces an automatic synthesis technique and tool to implement inter-heterogeneousprocessor communication for programmable system-on-chips (PSoCs). PSoCs have an ARM-based hard processor system connected to an FPGA fabric. By implementing the soft processors in the FPGA fabric, PSoCs realize heterogeneous multiprocessors. Since the number and type of soft processors are configurable, PSoCs can be various heterogeneous multiprocessors. However, the inter-heterogeneous-processor communications are not supported by single binary operating systems. Proposed method automatically synthesizes the inter-heterogeneous-processor communications at an application layer from a general model description. The case study shows that automatically generated inter-heterogeneous-processor communication exactly runs the system on heterogeneous multiprocessors.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"31 1","pages":"95-99"},"PeriodicalIF":0.0,"publicationDate":"2015-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"79170224","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
An Efficient Performance Estimation Method for Configurable Multi-layer Bus-based SoC 一种高效的可配置多层总线SoC性能评估方法
IPSJ Transactions on System LSI Design Methodology Pub Date : 2015-01-01 DOI: 10.2197/ipsjtsldm.8.26
Salita Sombatsiri, Y. Takeuchi, M. Imai
{"title":"An Efficient Performance Estimation Method for Configurable Multi-layer Bus-based SoC","authors":"Salita Sombatsiri, Y. Takeuchi, M. Imai","doi":"10.2197/ipsjtsldm.8.26","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.8.26","url":null,"abstract":"This paper proposes an efficient performance estimation method for configurable multi-layer bus-based SoC, which evaluates system performance in an early stage of design process. The proposed method uses data flow information obtained from a system-level profiling, an architecture-independent loosely-timed transaction level simulation, and constructs a system-level execution dependency graph. Then, based on each architecture-level model, the architecture-level execution dependency graph is constructed and analyzed to estimate the performance of each architecture. In the analysis, the behavior details of shared buses and multi-layer bus are determined based on the analyzed dynamic bus contention and bus protocols’ features. Experiments were conducted by modeling the multi-layer AHB and applying the method to estimate performance of the architectures executing JPEG encoder application. The proposed method estimates the performance of SoC with less than 8% of errors comparing to the results from accurate RTL simulations.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"9 1","pages":"26-37"},"PeriodicalIF":0.0,"publicationDate":"2015-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89705294","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Heterogeneous Multi-core Architectures 异构多核架构
IPSJ Transactions on System LSI Design Methodology Pub Date : 2015-01-01 DOI: 10.2197/ipsjtsldm.8.51
T. Mitra
{"title":"Heterogeneous Multi-core Architectures","authors":"T. Mitra","doi":"10.2197/ipsjtsldm.8.51","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.8.51","url":null,"abstract":"Transistor count continues to increase for silicon devices following Moore’s Law. But the failure of Dennard scaling has brought the computing community to a crossroad where power has become the major limiting factor. Thus future chips can have many cores; but only a fraction of them can be switched on at any point in time. This dark silicon era, where significant fraction of the chip real estate remains dark, has necessitated a fundamental rethinking in architectural designs. In this context, heterogeneous multi-core architectures combining functionality and performance-wise divergent mix of processing cores (CPU, GPU, special-purpose accelerators, and reconfigurable computing) offer a promising option. Heterogeneous multi-cores can potentially provide energy-efficient computation as only the cores most suitable for the current computation need to be switched on. This article presents an overview of the state-of-the-art in heterogeneous multi-core landscape.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"56 1","pages":"51-62"},"PeriodicalIF":0.0,"publicationDate":"2015-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77175031","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 27
Memory and Storage System Design with Nonvolatile Memory Technologies 采用非易失性存储器技术的存储器和存储系统设计
IPSJ Transactions on System LSI Design Methodology Pub Date : 2015-01-01 DOI: 10.2197/ipsjtsldm.8.2
Jishen Zhao, Cong Xu, Ping Chi, Yuan Xie
{"title":"Memory and Storage System Design with Nonvolatile Memory Technologies","authors":"Jishen Zhao, Cong Xu, Ping Chi, Yuan Xie","doi":"10.2197/ipsjtsldm.8.2","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.8.2","url":null,"abstract":"The memory and storage system, including processor caches, main memory, and storage, is an important component of various computer systems. The memory hierarchy is becoming a fundamental performance and energy bottleneck, due to the widening gap between the increasing bandwidth and energy demands of modern applications and the limited performance and energy efficiency provided by traditional memory technologies. As a result, computer architects are facing significant challenges in developing high-performance, energy-efficient, and reliable memory hierarchies. New byte-addressable nonvolatile memories (NVMs) are emerging with unique properties that are likely to open doors to novel memory hierarchy designs to tackle the challenges. However, substantial advancements in redesigning the existing memory and storage organizations are needed to realize their full potential. This article reviews recent innovations in rearchitecting the memory and storage system with NVMs, producing high-performance, energy-efficient, and scalable computer designs.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"7 1","pages":"2-11"},"PeriodicalIF":0.0,"publicationDate":"2015-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"83900197","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 19
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信