发布求助
文献互助 智能选刊 最新文献

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)最新文献

筛选
英文 中文
A temperature sensor in 0.6 /spl mu/m CMOS technology 温度传感器采用0.6 /spl mu/m CMOS技术
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824042
M. Weng, Jiin-Chuan Wu
{"title":"A temperature sensor in 0.6 /spl mu/m CMOS technology","authors":"M. Weng, Jiin-Chuan Wu","doi":"10.1109/APASIC.1999.824042","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824042","url":null,"abstract":"A fully integrated CMOS temperature sensor is presented. The design uses parasitic substrate bipolar transistors as a temperature sensor. The temperature and reference signals are first converted into current signals by a voltage-to-current converter and then converted to a digital output by a sigma-delta analog-to-digital converter. Fabricated in a 0.6 /spl mu/m CMOS process, this circuit occupies an active area of 0.7 mm/sup 2/. In the temperature range from 40 to 130/spl deg/C, the error is /spl plusmn/1.5/spl deg/C after one-point calibration.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"142 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131715987","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A CMOS analog vector quantizer for pattern recognition 用于模式识别的CMOS模拟矢量量化器
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824041
Y. Hung, Bin-Da Liu
{"title":"A CMOS analog vector quantizer for pattern recognition","authors":"Y. Hung, Bin-Da Liu","doi":"10.1109/APASIC.1999.824041","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824041","url":null,"abstract":"A linear mean-absolute-difference (MAD) cell is designed. Based on this cell and winner-take-all circuit, we propose a parallel analog vector-quantizer for pattern recognition. The experimental circuit is constituted by one input pattern and 16 template patterns with 16 elements. This circuit had been simulated using 0.5 /spl mu/m CMOS technology by HSPICE. The results show that a pattern can be correctly identified if the difference of the MAD distance metric is larger or smaller than 100 mV. Simulation results demonstrate 250 ns identified time and 16 mW power dissipation for single 3.3 V voltage supply.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"518 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127616469","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
High power 30 W and high efficiency 80% piezoelectric transformer for EB 大功率30w，高效80%的压电变压器
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824045
Jin-H. Chung, Seung-Min Lee, Mike-Myung-Ok Lee, Yang-Ho Moon
{"title":"High power 30 W and high efficiency 80% piezoelectric transformer for EB","authors":"Jin-H. Chung, Seung-Min Lee, Mike-Myung-Ok Lee, Yang-Ho Moon","doi":"10.1109/APASIC.1999.824045","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824045","url":null,"abstract":"Micro-electro-mechanical circuit for 30 W high power Piezoelectric Transformer (PT) with modeling and characterizations to be used in Electronic Ballast (EB) is designed for the first time. Significant parameters at 77.6 KHz of frequency and 87 mA of low input current result in excellent efficiency of 84% and high voltage gain of 0.9 for 30 W high power for electronic ballast, which can save much energy and be a great domestic asset. Our proposed PT circuit with proper optimization of circuit parameters can also enhance further power and efficiency for future high power applications.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129839783","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A universal sensor signal conditioning ASIC 一种通用传感器信号调理专用集成电路
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824043
Zheng Zheng, Raminder, J. Singh, U. Sridhar, Tan Khen-Sang
{"title":"A universal sensor signal conditioning ASIC","authors":"Zheng Zheng, Raminder, J. Singh, U. Sridhar, Tan Khen-Sang","doi":"10.1109/APASIC.1999.824043","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824043","url":null,"abstract":"This paper described a low cost universal sensor signal condition ASIC for bridge type sensors. The ASIC was produced with standard double metal, double poly 0.8 /spl mu/m silicon CMOS process and can correct the sensor's offset, offset temperature coefficient, sensitivity and sensitivity temperature coefficient. We have used this ASIC to signal condition silicon piezo-resistive pressure sensor to a total error of less than /spl plusmn/1% of the sensor's full scale output (FSO) in a temperature range of -40/spl deg/C to 125/spl deg/C. The ASIC can provide a low cost solution for the calibration of bridge type sensors such as pressure sensor, Hall effect sensor and MR/GMR sensor.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"178 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129640209","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
A high performance DSP architecture "MSPM" for digital image processing using embedded DRAM ASIC technologies 采用嵌入式DRAM ASIC技术的数字图像处理的高性能DSP架构“MSPM”
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824124
H. Yoshizawa, T. Tsuruta, N. Kumamoto, M. Kurita
{"title":"A high performance DSP architecture \"MSPM\" for digital image processing using embedded DRAM ASIC technologies","authors":"H. Yoshizawa, T. Tsuruta, N. Kumamoto, M. Kurita","doi":"10.1109/APASIC.1999.824124","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824124","url":null,"abstract":"This paper describes the architecture of the \"MSPM: Multimedia Signal Processor with embedded Memory\". It has been developed to evaluate the architectural effects of 0.35-micron embedded DRAM technologies on the performance. The chip has achieved 24 times the performance of an ordinary RISC processor at the same frequency, and also ten times the performance of an ordinary 16 bit DSP. The improvement has been made possible by the following architectural characteristics: direct-memory-referring instruction sets; SIMD-type-parallel-executing features; byte-aligned-word-access features; and multi-instruction migrating features. The MSPM achieved 800 MOPS@66 MHz with 1.1 Gbyte/s bandwidth. Integration of a 16 Mb DRAM with 128 bit data bus is also reported.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117023138","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Low-power full-search motion estimator architecture suitable for random-block match 适合随机块匹配的低功耗全搜索运动估计器结构
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824065
Kyung-Saeng Kim, Dong-Jae Lee, H. Yoo, Kwyro Lee
{"title":"Low-power full-search motion estimator architecture suitable for random-block match","authors":"Kyung-Saeng Kim, Dong-Jae Lee, H. Yoo, Kwyro Lee","doi":"10.1109/APASIC.1999.824065","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824065","url":null,"abstract":"We propose a new motion estimator with two types of embedded memory banks. Its overall system efficiency is extremely high for full-search block match algorithm (FBMA). The results show that its power-area product is nearly 1.13 and switching-overhead is low between FBMA and random-search block match algorithm in the case of CCIR-601 format.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122746654","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Reusable design of run length coder for image compression application 用于图像压缩应用的可重用的运行长度编码器设计
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824082
Seongmo Park, Inhag Park, J. Cha, Hanjin Cho
{"title":"Reusable design of run length coder for image compression application","authors":"Seongmo Park, Inhag Park, J. Cha, Hanjin Cho","doi":"10.1109/APASIC.1999.824082","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824082","url":null,"abstract":"In this paper, we describe the interface specification and core block design methods for a run length coder of video compression application. It offers high performance and many features to meet multimedia, and digital video applications. We designed the VLSI architecture of the run length coder using VHDL. This design can achieve a high performance for the video coder and is based on H.263 Recommendation. The format of the outputs is compatible with the stream of the variable length coding. The run length coder is implemented by the register transfer level (RTL) of VHDL. The designed block is synthesized by Compass synthesis with 0.5 /spl mu/m CMOS, 3.3 V, technology and reuse as core IP (Intellectual Property) of H.263 and MPEG4 application. The run length coder block contains 4,000 logic gates and a total 1,536 bits of static RAM. The fully synchronous design allows for fast operation while maintaining a low gate count. The core will reuse for multimedia system and digital video applications.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"144 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122819799","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
A fail-safe microprocessor using dual synthesizable processor cores 一种使用双可合成处理器核心的故障安全微处理器
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824026
K. Shimamura, S. Yamaguchi, N. Kanekawa, N. Miyazaki, H. Yamada, Y. Takahashi, T. Hirotsu, K. Tomobe, K. Satoh, T. Hotta, R. Fujita
{"title":"A fail-safe microprocessor using dual synthesizable processor cores","authors":"K. Shimamura, S. Yamaguchi, N. Kanekawa, N. Miyazaki, H. Yamada, Y. Takahashi, T. Hirotsu, K. Tomobe, K. Satoh, T. Hotta, R. Fujita","doi":"10.1109/APASIC.1999.824026","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824026","url":null,"abstract":"A chip level redundant self-checking fail-safe microprocessor has been developed using a 0.35 /spl mu/m CMOS embedded gate array. The microprocessor integrates two synthesizable processor cores and a self-checking comparator in a single chip. A full-custom processor core was transformed into each of the synthesizable cores for this purpose. Design methodologies suitable for reusing synthesizable processor cores has also been developed. Developed synthesizable processor cores and design methodologies reduce the cost of process migration of the chip. Migrating to the newer process improves the performance of the developed microprocessor with low development cost.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117087843","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
A 1 V built-in intermediate voltage sensor 内置1v中压传感器
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824088
Jing-Jou Tang
{"title":"A 1 V built-in intermediate voltage sensor","authors":"Jing-Jou Tang","doi":"10.1109/APASIC.1999.824088","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824088","url":null,"abstract":"In this paper, a novel circuit design that can detect faults resulting in intermediate voltage values is presented. This design can also be used to detect slow transition faults and the metastability of a circuit under test. The power supply of this circuit is only 1 V. Thus it can be used for not only conventional circuits but also the low voltage (LV) circuits.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"39 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116921457","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Wide operating-range acquisition technique for PLL circuits 锁相环电路的宽工作范围采集技术
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824098
Yi-Cheng Chang, E.W. Greeneich
{"title":"Wide operating-range acquisition technique for PLL circuits","authors":"Yi-Cheng Chang, E.W. Greeneich","doi":"10.1109/APASIC.1999.824098","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824098","url":null,"abstract":"A wide range phase-locked loop (PLL) circuit using a coarse-steering technique is designed for implementation in MOSIS 1.2 /spl mu/m CMOS technology. The entire PLL circuit has been simulated and can obtain lock in over a frequency range of 160-440 MHz with a 3 volt power supply on HSPICE.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"112 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123533519","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信