1997 IEEE International SOI Conference Proceedings最新文献_第7页

Compact current model for mesa-isolated fully-depleted ultrathin SOI NMOS devices considering sidewall-related narrow channel effects 考虑边壁相关窄通道效应的台面隔离全耗尽超薄SOI NMOS器件的紧凑电流模型

1997 IEEE International SOI Conference Proceedings Pub Date : 1997-10-06 DOI: 10.1109/SOI.1997.634944

J. Kuo, K. Su

引用次数: 5

An alternative gate electrode material of fully depleted SOI CMOS for low power applications 用于低功耗应用的完全耗尽SOI CMOS栅极替代材料

1997 IEEE International SOI Conference Proceedings Pub Date : 1997-10-06 DOI: 10.1109/SOI.1997.634912

T. Hsiao, A.W. Wang, K. Saraswat, J. Woo

引用次数: 6

Effect of H/sub 2/ annealing on silicon quality and 1/f noise in SOS H/sub / 2/退火对SOS中硅质量和1/f噪声的影响

1997 IEEE International SOI Conference Proceedings Pub Date : 1997-10-06 DOI: 10.1109/SOI.1997.634977

T. Morishita, Y. Moriyasu, Y. Kawakami, M. Matsui, T. Kobayashi, M. Kimura, R. Reedy

引用次数: 2

SOI materials defect characterization SOI材料缺陷表征

1997 IEEE International SOI Conference Proceedings Pub Date : 1997-10-06 DOI: 10.1109/SOI.1997.634974

D. Pham, B. Nguyen, D. O'meara, V. Wang, N. Nguyen, J. Smith, J. Veteran, M. Mendicino, A. Campbell

引用次数: 1

Low temperature Si layer splitting 低温硅层分裂

1997 IEEE International SOI Conference Proceedings Pub Date : 1997-10-06 DOI: 10.1109/SOI.1997.634965

Q. Tong, T. Lee, L. Huang, Y. Chao, U. Gosele

{"title":"Low temperature Si layer splitting","authors":"Q. Tong, T. Lee, L. Huang, Y. Chao, U. Gosele","doi":"10.1109/SOI.1997.634965","DOIUrl":"https://doi.org/10.1109/SOI.1997.634965","url":null,"abstract":"Wafer bonding opens up new design possibilities for the fabrication of various single crystalline semiconductor on insulator (SOI) materials. SOI has been realized by layer splitting (\"smart-cut\"). However, except in the cases where only a small difference in the thermal expansion coefficients between the Si and the substrates is present, other SOI material combinations usually suffer from excessive thermal stresses due to thermal mismatch between the Si and the dissimilar substrates during annealing before layer splitting. For SOQ (Si on Quartz), at room temperature the thermal expansion coefficient of Si is 2.56/spl times/10/sup -6///spl deg/C while that of synthetic quartz is only 0.5/spl times/10/sup -6///spl deg/C. A bonded 4\" standard Si/quartz pair (both of /spl sim/525 /spl mu/m in thickness), will typically crack at /spl sim/180/spl deg/C. Since the splitting temperature in the smart-cut process exceeds 500/spl deg/C, the Si wafer in the Si/quartz pair has to be thinned down sufficiently (<150 /spl mu/m) to avoid cracking of the bonded pair during the Si layer splitting. However, a main advantage offered by the smart cut method is lost, namely that extensive lapping and etching to remove most of the substrate is avoided and the substrate from which the Si layer is transferred can be reused. In order to preserve these advantages a smarter-cut approach which employes a low temperature Si layer splitting technology is described.","PeriodicalId":344728,"journal":{"name":"1997 IEEE International SOI Conference Proceedings","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1997-10-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126133623","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Hot-carrier-induced degradation in deep submicron Unibond and SIMOX MOSFETs 热载流子诱导的深亚微米单键和SIMOX mosfet的降解

1997 IEEE International SOI Conference Proceedings Pub Date : 1997-10-06 DOI: 10.1109/SOI.1997.634975

S. Renn, C. Raynaud, J. Pelloie, F. Balestra

引用次数: 0

Creation of SiGe-based SIMOX structures by low energy oxygen implantation 低能氧注入制备sig基SIMOX结构

1997 IEEE International SOI Conference Proceedings Pub Date : 1997-10-06 DOI: 10.1109/SOI.1997.634910

Y. Ishikawa, T. Saito, N. Shibata, S. Fukatsu

引用次数: 0

Performance of /spl gamma/-irradiated gate-all-around SOI MOS OTA amplifiers /spl γ辐照栅极全能SOI MOS OTA放大器的性能

1997 IEEE International SOI Conference Proceedings Pub Date : 1997-10-06 DOI: 10.1109/SOI.1997.634933

A. Vandooren, P. Francis, D. Flandre, J. Colinge

引用次数: 2

Efficacy of body ties under dynamic switching conditions in partially depleted SOI CMOS technology 部分耗尽SOI CMOS技术中动态开关条件下体链的效率

1997 IEEE International SOI Conference Proceedings Pub Date : 1997-10-06 DOI: 10.1109/SOI.1997.634972

S. Krishnan

引用次数: 3

High speed SOI buffer circuit with the efficient connection of subsidiary MOSFETs for dynamic threshold control 高速SOI缓冲电路，有效连接辅助mosfet进行动态阈值控制

1997 IEEE International SOI Conference Proceedings Pub Date : 1997-10-06 DOI: 10.1109/SOI.1997.634978

Jong-Ho Lee, Young-June Park

引用次数: 7