2009 International Conference on Reconfigurable Computing and FPGAs最新文献_第7页

Improving the Security of Dual Rail Logic in FPGA Using Controlled Placement and Routing 利用可控布局和路由提高FPGA中双轨逻辑的安全性

2009 International Conference on Reconfigurable Computing and FPGAs Pub Date : 2009-12-09 DOI: 10.1109/ReConFig.2009.44

Emna Amouri, H. Mrabet, Z. Marrakchi, H. Mehrez

引用次数: 3

Realizing Arbitrary-Precision Modular Multiplication with a Fixed-Precision Multiplier Datapath 用固定精度乘法器数据路径实现任意精度模乘法

2009 International Conference on Reconfigurable Computing and FPGAs Pub Date : 2009-12-09 DOI: 10.1109/ReConFig.2009.83

J. Großschädl, E. Savaş, Kazim Yumbul

{"title":"Realizing Arbitrary-Precision Modular Multiplication with a Fixed-Precision Multiplier Datapath","authors":"J. Großschädl, E. Savaş, Kazim Yumbul","doi":"10.1109/ReConFig.2009.83","DOIUrl":"https://doi.org/10.1109/ReConFig.2009.83","url":null,"abstract":"Within the context of cryptographic hardware, the term scalability refers to the ability to process operands of any size, regardless of the precision of the underlying datapath or registers. In this paper we present a simple yet effective technique for increasing the scalability of a fixed-precision Montgomery multiplier. Our idea is to extend the datapath of a Montgomery multiplier in such a way that it can also perform an ordinary multiplication of two n-bit operands (without modular reduction), yielding a 2n-bit result. This conventional (n*n-≫2n)-bit multiplication is then used as a \"sub-routine\" to realize arbitrary-precision Montgomery multiplication according to standard software algorithms such as Coarsely Integrated Operand Scanning (CIOS). We show that performing a 2n-bit modular multiplication on an n-bit multiplier can be done in 5n clock cycles, whereby we assume that the n-bit modular multiplication takes $n$ cycles. Extending a Montgomery multiplier for this extra functionality requires just some minor modifications of the datapath and entails a slight increase in silicon area.","PeriodicalId":325631,"journal":{"name":"2009 International Conference on Reconfigurable Computing and FPGAs","volume":"1238 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-12-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126344302","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Acceleration of Fractal Image Compression Using the Hardware-Software Co-design Methodology 基于软硬件协同设计方法的分形图像压缩加速

2009 International Conference on Reconfigurable Computing and FPGAs Pub Date : 2009-12-09 DOI: 10.1109/ReConFig.2009.76

O. A. Nava, A. Díaz-Pérez

引用次数: 2

A Dynamically Reconfigurable Platform for Fixed-Point FIR Filters 一个动态可重构的定点FIR滤波器平台

2009 International Conference on Reconfigurable Computing and FPGAs Pub Date : 2009-12-09 DOI: 10.1109/RECONFIG.2009.43

D. Llamocca, M. Pattichis, G. A. Vera

引用次数: 14

Bio-inspired Self-Testing and Self-Organizing Bit Slice Processors 仿生自测试和自组织位片处理器

2009 International Conference on Reconfigurable Computing and FPGAs Pub Date : 2009-12-09 DOI: 10.1109/ReConFig.2009.10

A. Stauffer, J. Rossier

引用次数: 1

Parallax-Docking and Reconfiguration of Field Programmable Robot Arrays Using an Intermittently-Powered One-Hot Controller 基于间歇供电单热控制器的现场可编程机器人阵列视差对接与重构

2009 International Conference on Reconfigurable Computing and FPGAs Pub Date : 2009-12-09 DOI: 10.1109/ReConFig.2009.36

M. Arnold, Jung H. Cho

引用次数: 5

A New CLB Architecture for Tolerating SEU in SRAM-Based FPGAs 基于sram的fpga中容忍SEU的新CLB架构

2009 International Conference on Reconfigurable Computing and FPGAs Pub Date : 2009-12-09 DOI: 10.1109/ReConFig.2009.72

Alireza Rohani, H. Zarandi

引用次数: 4

A Modular Approach to Heterogeneous Biochemical Model Simulation on an FPGA 基于FPGA的异构生化模型仿真模块化方法

2009 International Conference on Reconfigurable Computing and FPGAs Pub Date : 2009-12-09 DOI: 10.1109/ReConFig.2009.55

H. Yamada, Yasunori Osana, Tomoya Ishimori, Tomonori Ooya, Masato Yoshimi, Yuri Nishikawa, Akira Funahashi, N. Hiroi, H. Amano, Yuichiro Shibata, K. Oguri

引用次数: 1

Overview of FPGA-Based Multiprocessor Systems 基于fpga的多处理器系统概述

2009 International Conference on Reconfigurable Computing and FPGAs Pub Date : 2009-12-09 DOI: 10.1109/ReConFig.2009.15

T. Dorta, J. Jiménez, J. L. Martín, U. Bidarte, A. Astarloa

引用次数: 40

A FPGA IEEE-754-2008 Decimal64 Floating-Point Multiplier FPGA IEEE-754-2008十进制64浮点乘法器

2009 International Conference on Reconfigurable Computing and FPGAs Pub Date : 2009-12-09 DOI: 10.1109/ReConFig.2009.34

Carlos Minchola, G. Sutter

引用次数: 11