2008 International Conference on Field-Programmable Technology最新文献

Dynamically programmable Reed Solomon processor with embedded Galois Field multiplier 动态可编程里德所罗门处理器与嵌入式伽罗瓦场乘法器

2008 International Conference on Field-Programmable Technology Pub Date : 2008-12-10 DOI: 10.1109/FPT.2008.4762395

A. El-Rayis, Xin Zhao, T. Arslan, A. Erdogan

引用次数: 6

Design and implementation of a high performance financial Monte-Carlo simulation engine on an FPGA supercomputer 基于FPGA超级计算机的高性能金融蒙特卡罗仿真引擎的设计与实现

2008 International Conference on Field-Programmable Technology Pub Date : 2008-12-10 DOI: 10.1109/FPT.2008.4762369

Xiang Tian, K. Benkrid

{"title":"Design and implementation of a high performance financial Monte-Carlo simulation engine on an FPGA supercomputer","authors":"Xiang Tian, K. Benkrid","doi":"10.1109/FPT.2008.4762369","DOIUrl":"https://doi.org/10.1109/FPT.2008.4762369","url":null,"abstract":"Monte-Carlo simulation is a very widely used technique in scientific computations in general with huge computation benefits in solving problems where closed form solutions are impossible to derive. This technique is also characterized by a high degree of parallelism as a large number of different simulation paths need to be calculated, which makes it ideal for a parallel hardware implementation. This paper illustrates the benefits of such implementation in the context of financial computing as it implements a financial Monte-Carlo simulation engine on an FPGA-based supercomputer, called Maxwell, developed at the University of Edinburgh. The latter consists of a 32 CPU cluster augmented with 64 Virtex-4 Xilinx FPGAs connected in a 2D torus. Our engine can implement various Monte-Carlo simulations on the Maxwell machine with speed-ups in the 3-order magnitude compared to equivalent software implementations. This is illustrated in this paper in the context of an implementation of the Black-Scholes option pricing model. Real hardware implementation shows that our FPGA-based implementation of the Black-Scholes model outperforms an equivalent software implementation running on a workstation cluster with the same number of computing nodes (CPU/FPGA) by a factor of 750, which is the fastest ever reported FPGA implementation of this model.","PeriodicalId":320925,"journal":{"name":"2008 International Conference on Field-Programmable Technology","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130843397","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 37

An FPGA-specific approach to floating-point accumulation and sum-of-products 浮点累加和积和的fpga专用方法

2008 International Conference on Field-Programmable Technology Pub Date : 2008-12-07 DOI: 10.1109/FPT.2008.4762363

F. D. Dinechin, B. Pasca, O. Creţ, R. Tudoran

引用次数: 20

A run-length based connected component algorithm for FPGA implementation 一种基于运行长度的连接组件FPGA实现算法

2008 International Conference on Field-Programmable Technology Pub Date : 2008-12-07 DOI: 10.1109/FPT.2008.4762381

Kofi Appiah, A. Hunter, P. Dickinson, Jonathan Owens

引用次数: 38

An area-efficient FPGA realisation of a codebook-based image compression method 基于码本的图像压缩方法的面积高效FPGA实现

2008 International Conference on Field-Programmable Technology Pub Date : 2008-12-01 DOI: 10.1109/FPT.2008.4762415

P. Zipf, H. Hinkelmann, Hui Shao, R. Dogaru, M. Glesner

引用次数: 3

A scalable reconfiguration mechanism for fast dynamic reconfiguration 一种可扩展的快速动态重构机制

2008 International Conference on Field-Programmable Technology Pub Date : 2008-12-01 DOI: 10.1109/FPT.2008.4762377

H. Hinkelmann, P. Zipf, M. Glesner

引用次数: 4

A profiler for a heterogeneous multi-core multi-FPGA system 异构多核多 FPGA 系统剖析器

2008 International Conference on Field-Programmable Technology Pub Date : 2008-12-01 DOI: 10.1109/FPT.2008.4762373

Daniel Nunes, Manuel Saldaña, P. Chow

{"title":"A profiler for a heterogeneous multi-core multi-FPGA system","authors":"Daniel Nunes, Manuel Saldaña, P. Chow","doi":"10.1109/FPT.2008.4762373","DOIUrl":"https://doi.org/10.1109/FPT.2008.4762373","url":null,"abstract":"Understanding the behavior of an application is rarely a trivial task, due to the complexity of the system in which the application is executed, and the complexity of the application itself. The task becomes even more troublesome, if the application is being run in a parallel environment where relationships between each application execution are needed to grasp the necessary understanding of the application behavior. FPGA flexibility increases the complexity of such tasks by allowing not only changes to the application, to adapt to the hardware, but also to tailor the hardware for a specific application. To take full advantage of these systems, a tool that will help the user to understand an application is paramount. In this paper, we present a profiler for the TMD, a heterogeneous multicore multiFPGA system designed at the University of Toronto. The profiler can be configured for a specific application running on a specific hardware configuration. It allows retrieval of all communication calls and any user state defined by instrumentation of the source code. We test the profiler with two simple case studies: MPI Barrier, where we compare a sequential with a binary tree algorithm, and a heat equation solver that uses the Jacobi iterations method, where we compare blocking with non-blocking MPI calls.","PeriodicalId":320925,"journal":{"name":"2008 International Conference on Field-Programmable Technology","volume":"29 4","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131470521","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 16

Leakage power reduction for coarse grained dynamically reconfigurable processor arrays with fine grained Power Gating technique 采用细粒度功率门控技术降低粗粒度动态可重构处理器阵列的泄漏功率

2008 International Conference on Field-Programmable Technology Pub Date : 2008-12-01 DOI: 10.1109/FPT.2008.4762410

Yoshiki Saito, T. Shirai, Takuro Nakamura, T. Nishimura, Y. Hasegawa, S. Tsutsumi, Toshihiro Kashima, M. Nakata, S. Takeda, K. Usami, H. Amano

引用次数: 21

Optimised single pass connected components analysis 优化的单道连接组件分析

2008 International Conference on Field-Programmable Technology Pub Date : 2008-12-01 DOI: 10.1109/FPT.2008.4762382

Ni Ma, D. Bailey, C. T. Johnston

引用次数: 82

Automatic generation of decomposition based matrix inversion architectures 基于分解的矩阵反演体系结构的自动生成

2008 International Conference on Field-Programmable Technology Pub Date : 2008-12-01 DOI: 10.1109/FPT.2008.4762421

A. Irturk, Bridget Benson, A. Arfaee, R. Kastner

引用次数: 14