发布求助
文献互助 智能选刊 最新文献

23rd IEEE VLSI Test Symposium (VTS'05)最新文献

筛选
英文 中文
Synthesis of low power CED circuits based on parity codes 基于奇偶码的低功耗CED电路的合成
23rd IEEE VLSI Test Symposium (VTS'05) Pub Date : 2005-05-01 DOI: 10.1109/VTS.2005.80
Shalini Ghosh, Sugato Basu, N. Touba
{"title":"Synthesis of low power CED circuits based on parity codes","authors":"Shalini Ghosh, Sugato Basu, N. Touba","doi":"10.1109/VTS.2005.80","DOIUrl":"https://doi.org/10.1109/VTS.2005.80","url":null,"abstract":"An automated design procedure is described for synthesizing circuits with low power concurrent error detection. It is based on pre-synthesis selection of a parity-check code followed by structure constrained logic optimization that produces a circuit in which all single point faults are guaranteed to be detected. Two new contributions over previous work include (1) the use of a k-way partitioning algorithm combined with local search to select a parity-check code, and (2) a methodology for minimizing power consumption in the CED circuitry. Results indicate significant reductions in area overhead due to the new code selection procedure as well as the ability to find low power implementations for use in power conscious applications.","PeriodicalId":268324,"journal":{"name":"23rd IEEE VLSI Test Symposium (VTS'05)","volume":"7 Suppl 6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121071403","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 45
Experimental evaluation of bridge patterns for a high performance microprocessor 一种高性能微处理器电桥模式的实验评估
23rd IEEE VLSI Test Symposium (VTS'05) Pub Date : 2005-05-01 DOI: 10.1109/VTS.2005.44
S. Chakravarty, Yi-Shing Chang, Hiep Hoang, Sridhar Jayaraman, Silvio Picano, C. Prunty, Eric W. Savage, Rehan Sheikh, Eric N. Tran, Khen Wee
{"title":"Experimental evaluation of bridge patterns for a high performance microprocessor","authors":"S. Chakravarty, Yi-Shing Chang, Hiep Hoang, Sridhar Jayaraman, Silvio Picano, C. Prunty, Eric W. Savage, Rehan Sheikh, Eric N. Tran, Khen Wee","doi":"10.1109/VTS.2005.44","DOIUrl":"https://doi.org/10.1109/VTS.2005.44","url":null,"abstract":"Silicon evaluation of scan patterns, targeting realistic bridges, for a high performance microprocessor is presented. The practicality of generating realistic bridge patterns is demonstrated. Silicon data, with and without functional fails, and in the presence of n-detect tests are presented. Data points to the value of and efficiency of bridge patterns. Data also shows the advantage of using supplemental bridge patterns when compared with supplemental stuck-at patterns.","PeriodicalId":268324,"journal":{"name":"23rd IEEE VLSI Test Symposium (VTS'05)","volume":"115 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114263919","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 13
Modeling and testing comparison faults for ternary content addressable memories 对三元内容可寻址存储器的比较故障进行建模和测试
23rd IEEE VLSI Test Symposium (VTS'05) Pub Date : 2005-05-01 DOI: 10.1109/VTS.2005.57
Jin-Fu Li, Chou-Kun Lin
{"title":"Modeling and testing comparison faults for ternary content addressable memories","authors":"Jin-Fu Li, Chou-Kun Lin","doi":"10.1109/VTS.2005.57","DOIUrl":"https://doi.org/10.1109/VTS.2005.57","url":null,"abstract":"This paper presents the comparison faults of TCAMs based on physical defects, such as shorts between two circuit nodes and transistor stuck-open and stuck-on faults. Accordingly, several comparison fault models are proposed. A March-like test algorithm for comparison faults is also proposed. The test algorithm only requires 4N Write operations, 3N Erase operations, and (4N+2B) Compare operations to cover 100% comparison faults for an N /spl times/ B-bit TCAM. Compared with the previous work, the proposed test algorithm has lower time complexity for TCAMs with wide words and the time complexity is independent of the number of stuck-on faults. Also, the algorithm can cover all defects that cause a failed Compare operation. Moreover, it can be realized by built-in self-test circuitry with lower area cost.","PeriodicalId":268324,"journal":{"name":"23rd IEEE VLSI Test Symposium (VTS'05)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126994560","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
An efficient random jitter measurement technique using fast comparator sampling 一种使用快速比较器采样的高效随机抖动测量技术
23rd IEEE VLSI Test Symposium (VTS'05) Pub Date : 2005-05-01 DOI: 10.1109/VTS.2005.30
Dongwoo Hong, Cameron Dryden, G. Saksena
{"title":"An efficient random jitter measurement technique using fast comparator sampling","authors":"Dongwoo Hong, Cameron Dryden, G. Saksena","doi":"10.1109/VTS.2005.30","DOIUrl":"https://doi.org/10.1109/VTS.2005.30","url":null,"abstract":"This paper describes a random jitter measurement technique using simple algorithms and comparator sampling. The approach facilitates using automated test equipment (ATE) to validate devices with multiple, high-speed serial interfaces. The approach combines partial measurements based on individual data edge regions, in contrast to more common approaches that effectively first accumulate data from multiple edge regions. Random jitter is measured accurately even in the presence of deterministic and low-frequency periodic jitter, up to a cutoff frequency.","PeriodicalId":268324,"journal":{"name":"23rd IEEE VLSI Test Symposium (VTS'05)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124231627","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Pattern generation and estimation for power supply noise analysis 电源噪声分析中的模式生成与估计
23rd IEEE VLSI Test Symposium (VTS'05) Pub Date : 2005-05-01 DOI: 10.1109/VTS.2005.65
M. Nourani, M. Tehranipoor, N. Ahmed
{"title":"Pattern generation and estimation for power supply noise analysis","authors":"M. Nourani, M. Tehranipoor, N. Ahmed","doi":"10.1109/VTS.2005.65","DOIUrl":"https://doi.org/10.1109/VTS.2005.65","url":null,"abstract":"This paper presents an automatic pattern generation methodology to stimulate the maximum power supply noise in deep submicron CMOS circuits. Our ATPG-based approach first generates the required patterns to cover 0 /spl rarr/ 1 and 1 /spl rarr/ 0 transitions on each node of internal circuitry. Then, we apply a greedy heuristic to find the worst-case (maximum) instantaneous current and stimulate maximum switching activity inside the circuit. The quality of these patterns was verified by SPICE simulation. Experimental results show that the pattern pair generated by this approach produces a tight lower bound on the maximum power supply noise.","PeriodicalId":268324,"journal":{"name":"23rd IEEE VLSI Test Symposium (VTS'05)","volume":"64 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129704706","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 30
On low-capture-power test generation for scan testing 扫描测试的低捕获功率测试生成
23rd IEEE VLSI Test Symposium (VTS'05) Pub Date : 2005-05-01 DOI: 10.1109/VTS.2005.60
X. Wen, Yoshiyuki Yamashita, S. Kajihara, Laung-Terng Wang, K. Saluja, K. Kinoshita
{"title":"On low-capture-power test generation for scan testing","authors":"X. Wen, Yoshiyuki Yamashita, S. Kajihara, Laung-Terng Wang, K. Saluja, K. Kinoshita","doi":"10.1109/VTS.2005.60","DOIUrl":"https://doi.org/10.1109/VTS.2005.60","url":null,"abstract":"Research on low-power scan testing has been focused on the shift mode, with little or no consideration given to the capture mode power. However, high switching activity when capturing a test response can cause excessive IR drop, resulting in significant yield loss. This paper addresses this problem with a novel low-capture-power X-filling method by assigning 0's and 1's to unspecified (X) bits in a test cube to reduce the switching activity in capture mode. This method can be easily incorporated into any test generation flow, where test cubes are obtained during ATPG or by X-bit identification. Experimental results show the effectiveness of this method in reducing capture power dissipation without any impact on area, timing, and fault coverage.","PeriodicalId":268324,"journal":{"name":"23rd IEEE VLSI Test Symposium (VTS'05)","volume":" September","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"120829394","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 186
A CMOS RF RMS detector for built-in testing of wireless transceivers 用于无线收发器内置测试的CMOS RF RMS检测器
23rd IEEE VLSI Test Symposium (VTS'05) Pub Date : 2005-05-01 DOI: 10.1109/VTS.2005.8
A. Valdes-Garcia, R. Venkatasubramanian, R. Srinivasan, J. Silva-Martínez, E. Sánchez-Sinencio
{"title":"A CMOS RF RMS detector for built-in testing of wireless transceivers","authors":"A. Valdes-Garcia, R. Venkatasubramanian, R. Srinivasan, J. Silva-Martínez, E. Sánchez-Sinencio","doi":"10.1109/VTS.2005.8","DOIUrl":"https://doi.org/10.1109/VTS.2005.8","url":null,"abstract":"A CMOS RF RMS detector is introduced. It generates a DC proportional to the RMS voltage amplitude of an RF signal. Its high input impedance and small silicon area make it suitable for the built-in testing (BIT) of critical RF blocks of a transceiver such as a low noise amplifier (LNA) and power amplifier (PA) without affecting their performance and with minimum area overhead. The use of this structure in the fault detection and diagnosis of a wireless transceiver is described and illustrated with an example. The transistor-level implementation of the proposed circuit is discussed in detail. Post-layout simulation results using CMOS 0.35/spl mu/m technology show that this testing device is able to perform an RF to DC conversion at 2.4GHz in a dynamic range of 20dB using an area of only 0.0135mm/sup 2/ and presenting an equivalent input capacitance of 22.5fF.","PeriodicalId":268324,"journal":{"name":"23rd IEEE VLSI Test Symposium (VTS'05)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131411087","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 84
An economic selecting model for DFT strategies DFT策略的经济选择模型
23rd IEEE VLSI Test Symposium (VTS'05) Pub Date : 2005-05-01 DOI: 10.1109/VTS.2005.29
Yu-Ting Lin, T. Ambler
{"title":"An economic selecting model for DFT strategies","authors":"Yu-Ting Lin, T. Ambler","doi":"10.1109/VTS.2005.29","DOIUrl":"https://doi.org/10.1109/VTS.2005.29","url":null,"abstract":"Exploiting the knowledge-based technology and multi-objective analysis, this paper presents a selecting model and its prototype implementation for design for testability (DFT) strategies. Cores to the knowledge-based selecting are decision tree-based knowledge representation models. Keys to the decision tree model are human-like decision procedures and time elimination of defining cost related equations. Test runs over a design-and-test compatible environment demonstrate both feasibility and potential effectiveness of the decision tree selecting model to support both the current and future needs of VLSI testing.","PeriodicalId":268324,"journal":{"name":"23rd IEEE VLSI Test Symposium (VTS'05)","volume":"9 10","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114046971","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
On-chip electro-thermal stimulus generation for a MEMS-based magnetic field sensor 基于mems的磁场传感器片上电热刺激的产生
23rd IEEE VLSI Test Symposium (VTS'05) Pub Date : 2005-05-01 DOI: 10.1109/VTS.2005.62
N. Dumas, F. Azaïs, L. Latorre, P. Nouet
{"title":"On-chip electro-thermal stimulus generation for a MEMS-based magnetic field sensor","authors":"N. Dumas, F. Azaïs, L. Latorre, P. Nouet","doi":"10.1109/VTS.2005.62","DOIUrl":"https://doi.org/10.1109/VTS.2005.62","url":null,"abstract":"This paper introduces some practical BIST solutions as a basis for a future self-testable MEMS-based magnetic field sensor. It is demonstrated that slight modifications of the system architecture can be used to allow both on-chip generation of electro-thermal stimuli and preprocessing of the sensor response. The external response analysis and thus the test procedure are then strongly simplified and require only a standard digital automatic test equipment.","PeriodicalId":268324,"journal":{"name":"23rd IEEE VLSI Test Symposium (VTS'05)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128804589","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 13
On a software-based self-test methodology and its application 基于软件的自测试方法及其应用
23rd IEEE VLSI Test Symposium (VTS'05) Pub Date : 2005-05-01 DOI: 10.1109/VTS.2005.59
Charles H.-P. Wen, Li-C. Wang, K. Cheng, Kai Yang, Wei-Ting Liu, Ji-Jan Chen
{"title":"On a software-based self-test methodology and its application","authors":"Charles H.-P. Wen, Li-C. Wang, K. Cheng, Kai Yang, Wei-Ting Liu, Ji-Jan Chen","doi":"10.1109/VTS.2005.59","DOIUrl":"https://doi.org/10.1109/VTS.2005.59","url":null,"abstract":"Software-based self-test (SBST) was originally proposed for cost reduction in SOC test environment. Previous studies have focused on using SBST for screening logic defects. SBST is functional-based and hence, achieving a high full-chip logic defect coverage can be a challenge. This raises the question of SBST's applicability in practice. In this paper, we investigate a particular SBST methodology and study its potential applications. We conclude that the SBST methodology can be very useful for producing speed binning tests. To demonstrate the advantage of using SBST in at-speed functional testing, we develop a SBST framework and apply it to an open source microprocessor core, named OpenRISC 1200. A delay path extraction methodology is proposed in conjunction with the SBST framework. The experimental results demonstrate that our SBST can produce tests for a high percentage of extracted delay paths of which less than half of them would likely be detected through traditional functional test patterns. Moreover, the SBST tests can exercise the functional worst-case delays which could not be reached by even 1M of traditional verification test patterns. The effectiveness of our SBST and its current limitations are explained through these experimental findings.","PeriodicalId":268324,"journal":{"name":"23rd IEEE VLSI Test Symposium (VTS'05)","volume":"48 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115849689","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 26
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信