Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop最新文献

A novel, borderless metal-to-diffusion contact technique 一种新型无边界金属-扩散接触技术

Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop Pub Date : 1995-11-13 DOI: 10.1109/ASMC.1995.484329

M. Gallagher, C. Ebel, G. MacDougall, T. Weeks

{"title":"A novel, borderless metal-to-diffusion contact technique","authors":"M. Gallagher, C. Ebel, G. MacDougall, T. Weeks","doi":"10.1109/ASMC.1995.484329","DOIUrl":"https://doi.org/10.1109/ASMC.1995.484329","url":null,"abstract":"This paper describes a borderless contact process from metal to polysilicon and diffusion regions using a unique, three-step reactive ion etch (RIE) being used on IBM's advanced semiconductor logic products at its Microelectronics Division manufacturing facility in Essex Junction, Vermont. Borderless contacts to polysilicon and diffusion allow metalization to partially spread to adjacent oxide spacer and oxide isolation regions with no adverse effects. A fast, nonselective etch begins the process by removing 8% phosphosilicate oxide (PSG) quickly for high wafer throughput. This is followed by a PSG etch that is nonselective to a nitride etch-stop layer. Optical emission at 387 nm from a nitride radical is used to endpoint this selective etch. Finally, a timed, in-situ nitride removal step opens up both polysilicon and diffusion features for metal deposition. The process window is grossly defined by over- and under-etching, resulting in junction leakage and contact opens, respectively. We will show how to predict the process window based on PSG/nitride etch rate selectivity, film thicknesses and the topography.","PeriodicalId":237741,"journal":{"name":"Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop","volume":"86 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-11-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121083528","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 5

Waferless metrology job creation 无晶圆计量创造就业机会

Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop Pub Date : 1995-11-13 DOI: 10.1109/ASMC.1995.484340

T. Harris, M.G. Ridens, B.P. Singh, E. Baaklini

{"title":"Waferless metrology job creation","authors":"T. Harris, M.G. Ridens, B.P. Singh, E. Baaklini","doi":"10.1109/ASMC.1995.484340","DOIUrl":"https://doi.org/10.1109/ASMC.1995.484340","url":null,"abstract":"Summary form only given, as follows. Discusses waferless job creation, which need not wait for wafer processing and therefore permits elimination of metrology associate delays during new product introduction. At Motorola's MOS-12 facility, implementation of waferless job creation on CD, overlay, and film thickness measurement tools has reduced new product introduction time by 2 days. In addition, because of standardization of metrology structures, there is much greater consistency in measurements across multiple products. The key components for successfully achieving waferless set up of metrology jobs are standardizing metrology in scribe structures, incorporating specialized inscribe pattern recognition features, tightly matching machines, and directly manipulating job plans. By having standard CAD libraries for each type of measurement the coordinates of all measurement features are known. By using optimized in scribe pattern recognition features, target images can be reused on new products. Tight matching of machines permits job plans written on one machine to be copied to all similar machines without modification. Direct manipulation of job plans eliminates the need for a wafer during job creation.","PeriodicalId":237741,"journal":{"name":"Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-11-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128980688","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

Partitioning yield loss via test pattern structures and critical areas 通过测试模式结构和关键区域划分产量损失

Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop Pub Date : 1995-11-13 DOI: 10.1109/ASMC.1995.484361

W.M. Evans, R. Cyr, D. Wilson

{"title":"Partitioning yield loss via test pattern structures and critical areas","authors":"W.M. Evans, R. Cyr, D. Wilson","doi":"10.1109/ASMC.1995.484361","DOIUrl":"https://doi.org/10.1109/ASMC.1995.484361","url":null,"abstract":"Yield loss detected at electrical test is attributable to various factors in the fabrication of semiconductor devices. The accurate partitioning of this yield loss to the appropriate tool or process segment is necessary for rapid yield improvements. In this paper we discuss a method of partitioning that uses production test patterns and associated critical areas. We discuss the calculation of critical area as used in this paper, as well as methods for determining relevant test pattern structures that relate to the product. This model relies on full loop test patterns designed to maximize the available information for micro yield modeling. This method has been used successfully in new product yield enhancement activities for bipolar products at NSFM. The partitioning starts with a division between systematic and random components as a result of wafer map analysis. We give an algorithm for determining the division of systematic and random components based on the wafermap (Sort) data. The random components are then broken down into various front-end (leakage) and backend (metal) issues. Although no validation has been made regarding the accuracy of the partition, the combined model has shown a greater than 90% correlation to reality over a high intensity ramp period of several months.","PeriodicalId":237741,"journal":{"name":"Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop","volume":"94 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-11-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129076409","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

Implementation of an in-situ particle monitor system on an oxide plasma process system 氧化物等离子体处理系统中原位粒子监测系统的实现

Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop Pub Date : 1995-11-13 DOI: 10.1109/ASMC.1995.484408

G. Kong, C. Stager, A. C. Campbell

{"title":"Implementation of an in-situ particle monitor system on an oxide plasma process system","authors":"G. Kong, C. Stager, A. C. Campbell","doi":"10.1109/ASMC.1995.484408","DOIUrl":"https://doi.org/10.1109/ASMC.1995.484408","url":null,"abstract":"The implementation of an in-situ particle monitor (ISPM) on a high volume manufacturing oxide plasma etcher is discussed. Plasma process generated particles have been traditionally monitored using the Particle per Wafer Pass (PWP) methodology, using test wafers and a particle inspection system. As equipment throughputs continue to increase, more PWP test wafer runs are needed to maintain a quick response to sudden high particle events. Increasing the number of test wafer runs not only increases test wafer cost, but also reduces equipment availability and increases cost of ownership. The ISPM allows real-time response to high particle events, better understanding of equipment and process particulate status, reduced defectivity, increased tool availability, and reduced cost of ownership. An oxide plasma etching system was used in this investigation to collect a large data base of ISPM data. Strong correlation was established between regular PWP and ISPM data during RF-plasma on events. The ISPM was also demonstrated to provide valuable insights into the particle deposition mechanism. The initial particle counts were found to stay constant over a long duration of the equipment run time. However, when the PWP count started to increase, the ISPM signal increased sharply. Moreover, the frequency of high particle counts was observed to increase as the equipment run time increased. Finally, a process comparison based on the ISPM is discussed. Based on the correlation to PWP methodology, the increased data collection capability and potential reduction in cost of ownership, the ISPM has been implemented in the manufacturing line.","PeriodicalId":237741,"journal":{"name":"Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop","volume":"183 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-11-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123352023","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

Resource allocation for yield learning in semiconductor manufacturing 半导体制造中良率学习的资源分配

Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop Pub Date : 1995-11-13 DOI: 10.1109/ASMC.1995.484382

E. Wang, R. Akella

引用次数: 3

In-line electrical probe for CD metrology below 0.5 /spl mu/m 用于低于0.5 /spl mu/m的CD测量的在线电探头

Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop Pub Date : 1995-11-13 DOI: 10.1109/ASMC.1995.484344

E. E. Chain, T. Harris, B.P. Singh, T. Nagy, W. Merkel

引用次数: 0

A model for intra industry, supplier, and SEMATECH collaboration including an inter-group effort by industry 一个行业内、供应商和SEMATECH合作的模型，包括行业间的团队合作

Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop Pub Date : 1995-11-13 DOI: 10.1109/ASMC.1995.484392

S. D. Hossain, M. Paś, R. Cleavelin, R. Robinson, G. Miner, A. Nanda

引用次数: 0

Overview of metrology requirements based on the 1994 National Technology Roadmap for semiconductors 基于1994年国家半导体技术路线图的计量要求概述

Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop Pub Date : 1995-11-13 DOI: 10.1109/ASMC.1995.484339

A. Diebold

引用次数: 44

A shared approach to wafer fab support 共享晶圆厂支持方法

Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop Pub Date : 1995-11-13 DOI: 10.1109/ASMC.1995.484388

M. Breeze, J. Davies

引用次数: 1

Advanced dielectric etching with a high density plasma tool: issues and challenges in manufacturing 高密度等离子体工具的先进介质蚀刻:制造中的问题和挑战

Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop Pub Date : 1995-11-13 DOI: 10.1109/ASMC.1995.484325

J. Cook

{"title":"Advanced dielectric etching with a high density plasma tool: issues and challenges in manufacturing","authors":"J. Cook","doi":"10.1109/ASMC.1995.484325","DOIUrl":"https://doi.org/10.1109/ASMC.1995.484325","url":null,"abstract":"Summary form only given, as follows. The requirements for 0.25 /spl mu/m etch technologies are making successful dielectric etch processing more difficult to realize than ever before. The minute dimensions of the features, coupled with films of widely varying thickness (/spl ap/7000 to 20000+/spl Aring/) result in inherently narrow process windows, wherein the balance between RIE \"lag\" (ARDE) and selectivity to underlayers (e.g. Si/sub 3/ N/sub 4/) that are chemically similar to the film being etched but which have the added property of nonplanarity, and thus higher sputter yield. Maintaining selectivity to impurities, charge-up and particulates require that tools and processes address cleanliness, plasma uniformity and materials to degrees unthinkable until only recently. This paper describes the development of one such tool, a low pressure, inductively coupled, high density plasma system that has addressed a number of the issues arising from these advanced application etches. Among the items and issues discussed will be the underlying principals of operation, the implementation and etch results, especially on contact, self-aligned contact (SAC) and via applications. Issues affecting \"manufacturability\", their causes and solutions will also be addressed along with some considerations of scaling the system to 300 mm wafer sizes.","PeriodicalId":237741,"journal":{"name":"Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop","volume":"97 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1995-11-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114407713","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0