2012 13th International Workshop on Microprocessor Test and Verification (MTV)最新文献_第2页

Dual-LFSR Reseeding for Low Power Testing 低功率测试双lfsr重播

2012 13th International Workshop on Microprocessor Test and Verification (MTV) Pub Date : 2012-12-10 DOI: 10.1109/MTV.2012.15

Lung-Jen Lee, W. Tseng, Wenjie. Yang

引用次数: 3

Architectural Trace-Based Functional Coverage for Multiprocessor Verification 多处理器验证的基于体系结构跟踪的功能覆盖

2012 13th International Workshop on Microprocessor Test and Verification (MTV) Pub Date : 2012-12-10 DOI: 10.1109/MTV.2012.12

Biruk Mammo, J. Larimer, M. Morgan, Da-juan Fan, Eric Hennenhoefer, V. Bertacco

{"title":"Architectural Trace-Based Functional Coverage for Multiprocessor Verification","authors":"Biruk Mammo, J. Larimer, M. Morgan, Da-juan Fan, Eric Hennenhoefer, V. Bertacco","doi":"10.1109/MTV.2012.12","DOIUrl":"https://doi.org/10.1109/MTV.2012.12","url":null,"abstract":"Functional coverage plays a pivotal role in assuring the quality of input stimuli used in the verification of modern digital designs. For an out-of-order multi-processor design, simulation of a detailed model of the design is often required to observe relevant design behaviors for functional coverage. However, since such a model is not available during the early phases of test development, verification teams are forced to wait until much later in the verification process to evaluate the quality of their test cases. Even then, the quality of the tests can be assured only on one specific design implementation - an undesirable characteristic for test and regression suites that are meant to be used across multiple generations and/or implementations of an architecture. This work addresses this issue by presenting a novel, implementation-independent, execution trace-based, coverage collection solution. Our solution enables the early evaluation of multi-processor tests using a high-level model of a design. In addition, it can be deployed with detailed design models, if desired, for further analysis alongside implementation-specific coverage models.","PeriodicalId":201401,"journal":{"name":"2012 13th International Workshop on Microprocessor Test and Verification (MTV)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121024237","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Automatic Formal Correspondence Checking of ISA and RTL Microprocessor Description ISA与RTL微处理器形式通信的自动检测

2012 13th International Workshop on Microprocessor Test and Verification (MTV) Pub Date : 2012-12-10 DOI: 10.1109/MTV.2012.19

Lukás Charvát, A. Smrčka, Tomáš Vojnar

引用次数: 9

Automatic Generation of On-Line Test Programs through a Cooperation Scheme 通过合作计划自动生成在线测试程序

2012 13th International Workshop on Microprocessor Test and Verification (MTV) Pub Date : 2012-12-10 DOI: 10.1109/MTV.2012.17

Lyl M. Ciganda Brasca, M. Gaudesi, E. Lutton, E. Sánchez, Giovanni Squillero, A. Tonda

引用次数: 2