2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)最新文献

筛选

英文中文

AIDA: Automated analog IC design flow from circuit level to layout AIDA:从电路级到布局的自动化模拟IC设计流程

2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) Pub Date : 2012-09-01 DOI: 10.1109/SMACD.2012.6339409

R. Martins, N. Lourenço, S. Rodrigues, J. Guilherme, N. Horta

{"title":"AIDA: Automated analog IC design flow from circuit level to layout","authors":"R. Martins, N. Lourenço, S. Rodrigues, J. Guilherme, N. Horta","doi":"10.1109/SMACD.2012.6339409","DOIUrl":"https://doi.org/10.1109/SMACD.2012.6339409","url":null,"abstract":"This paper presents AIDA, an analog integrated circuit design automation environment, which implements a design flow from a circuit-level specification to a physical layout description. AIDA results from the integration of two in-house tools, namely, GENOM-POF and LAYGEN II. GENOM-POF performs fully automated circuit-level synthesis implemented with a multi-objective multi-constraint optimization approach, which addresses robust design requirements by considering Corners analysis together with an electrical simulator as the evaluation engine. LAYGEN II implements a DRC proved fully automated layout generation based on a sized circuit-level description and high level layout guidelines, described in a technology independent abstract layout template. The expert knowledge is used by LAYGEN II to guide the evolutionary optimization kernels during the automatic layout generation. Moreover, evolutionary computation techniques are extensively used, at both circuit-level and physical-level, as tool to solve design optimization problems. Finally, AIDA environment is demonstrated for the IC design of a classical circuit-level topology and state-of-the-art technology, and validated by industrial simulators and analysis tools, such as, HSPICE® and CALIBRE®.","PeriodicalId":181205,"journal":{"name":"2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2012-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126546322","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 42

Short-circuit-path and floating-node verification of analog circuits in power-down mode 下电模式下模拟电路的短路路径和浮动节点验证

2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) Pub Date : 2012-09-01 DOI: 10.1109/SMACD.2012.6339384

M. Zwerger, H. Graeb

引用次数: 9

Volterra series analysis of down-conversion CMOS mixer with high IIP2 and IIP3 高IIP2和IIP3下变频CMOS混频器Volterra系列分析

2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) Pub Date : 2012-09-01 DOI: 10.1109/SMACD.2012.6339452

M. Mollaalipour, H. M. Naimi

引用次数: 5

首页上一页