2008 International Symposium on System-on-Chip最新文献_第4页

Balancing wrapper chains of SoC core based on best interchange decreasing 基于最佳交换递减的SoC核心包装链平衡

2008 International Symposium on System-on-Chip Pub Date : 2008-12-08 DOI: 10.1109/ISSOC.2008.4694880

Maoxiang Yi, Huaguo Liang, Zhengfeng Huang

引用次数: 1

Inherent reliability evaluation of Networks-on-Chip based on analytical models 基于分析模型的片上网络固有可靠性评估

2008 International Symposium on System-on-Chip Pub Date : 2008-12-08 DOI: 10.1109/ISSOC.2008.4694867

M. Valinataj, S. Mohammadi, S. Safari

引用次数: 2

On the credibility of load-latency measurement of network-on-chips 片上网络负载延迟测量的可信度研究

2008 International Symposium on System-on-Chip Pub Date : 2008-12-08 DOI: 10.1109/ISSOC.2008.4694860

E. Salminen, A. Kulmala, T. Hämäläinen

引用次数: 4

An ASIC-design-based configurable SOC architecture for networked media 基于asic设计的可配置SOC网络媒体架构

2008 International Symposium on System-on-Chip Pub Date : 2008-12-08 DOI: 10.1109/ISSOC.2008.4694877

Ning Ma, Z. Pang, H. Tenhunen, Lirong Zheng

引用次数: 1

A flexible modeling and simulation framework for Design Space Exploration 设计空间探索的灵活建模与仿真框架

2008 International Symposium on System-on-Chip Pub Date : 2008-12-08 DOI: 10.1109/ISSOC.2008.4694863

Camille Jalier, D. Lattard, G. Sassatelli

{"title":"A flexible modeling and simulation framework for Design Space Exploration","authors":"Camille Jalier, D. Lattard, G. Sassatelli","doi":"10.1109/ISSOC.2008.4694863","DOIUrl":"https://doi.org/10.1109/ISSOC.2008.4694863","url":null,"abstract":"Applications like 4G baseband modem require single-chip implementation to meet the integration and the power consumption requirements. These applications involve a high computation performance with real-time constraints, low power consumption and low cost. The concept of MPSoC is well suited to this problem. It makes it possible to adjust the architecture, by allocating the computational power where it is needed to fit the application needs. This often implies that the software has to be developed at the same time the platform is refined. Algorithm designers need accurate performance estimation to guide their decisions and system architects need to provide a design with enough calculation capacity and flexibility. Based on the methodology used for the design of the 4G FAUST chipset, this paper presents a modeling and simulation framework for Design Space Exploration (DSE) which enables a rapid evaluation of the application-to-platform adequation. The key element of this work is a simple and flexible way of modeling application and architecture. Our SystemC-based simulation environment can support a broad range of architecture components (ASIC, DSP, NoC, bus, shared or distributed memory, ...) and application features (control flow, data exchange, interrupts, data-dependent processing, dynamic reconfiguration). Application and architecture models are separated to allow independent design space exploration. The simulation basically executes the algorithms on the architecture and monitors dynamic behavior such as communication transfers, resource conflicts, starvation, dynamic reconfiguration, etc.","PeriodicalId":168022,"journal":{"name":"2008 International Symposium on System-on-Chip","volume":"174 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132534965","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 3

Impact of power-management granularity on the energy-quality trade-off for soft and hard real-time applications 电源管理粒度对软实时和硬实时应用的能源质量权衡的影响

2008 International Symposium on System-on-Chip Pub Date : 2008-11-05 DOI: 10.1109/ISSOC.2008.4694891

Aleksandar Milutinovic, K. Goossens, G. Smit

引用次数: 4