Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)最新文献_第9页

Signal representation guided synthesis using carry-save adders for synchronous data-path circuits 同步数据路径电路用带进位加法器的信号表示引导合成

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) Pub Date : 2001-06-22 DOI: 10.1145/378239.378560

Zhan Yu, Meng-Lin Yu, A. Willson

{"title":"Signal representation guided synthesis using carry-save adders for synchronous data-path circuits","authors":"Zhan Yu, Meng-Lin Yu, A. Willson","doi":"10.1145/378239.378560","DOIUrl":"https://doi.org/10.1145/378239.378560","url":null,"abstract":"Arithmetic transformations using carry-save adders have been exploited recently in design automation but existing transformation approaches only optimize combinatorial functions. Most applications need synchronous circuits and it is known that techniques that move the positions of the registers, such as retiming, can significantly reduce the cycle time of a synchronous circuit. However, retiming disregards arithmetic transformations and its power is limited by the circuit topology. This work is the first to exploit carry-save arithmetic transformations together with the moving of the register positions. To enable such transformations, we first propose the use of a new multiple-vector signal representation. Next, we use multiple-vector signal representation as a common guide for all of our simultaneous carry-save arithmetic transformations with the moving of the register positions. Specifically, we propose, operation forward and operation backward carry-save transformations, which are transformations across register boundaries. We also propose operation duplicate and operation merge transformations to exploit the resource sharing and timing trade-offs in the implementation of a multiple-fanout network. Finally, we propose an efficient and effective heuristic that selectively applies a sequence of transformations to optimize the timing and the area of a synchronous circuit. Experimental results show that the proposed techniques significantly out-perform previous approaches.","PeriodicalId":154316,"journal":{"name":"Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)","volume":"54 50 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-06-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123980023","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 10

Checking equivalence for partial implementations 检查部分实现的等价性

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) Pub Date : 2001-06-22 DOI: 10.1145/378239.378471

Christoph Scholl, B. Becker

引用次数: 100

Future performance challenges in nanometer design 纳米设计的未来性能挑战

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) Pub Date : 2001-06-22 DOI: 10.1145/378239.378245

D. Sylvester, Himanshu Kaul

引用次数: 53

Built-in self-test for signal integrity 内置自检信号完整性

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) Pub Date : 2001-06-22 DOI: 10.1145/378239.379068

M. Nourani, A. Attarha

引用次数: 40

A new structural pattern matching algorithm for technology mapping 一种新的技术映射结构模式匹配算法

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) Pub Date : 2001-06-22 DOI: 10.1145/378239.378526

Min Zhao, S. Sapatnekar

引用次数: 18

Coupling delay optimization by temporal decorrelation using dual threshold voltage technique 基于双阈值电压技术的时间去相关耦合延迟优化

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) Pub Date : 2001-06-22 DOI: 10.1145/378239.379056

Ki-Wook Kim, Seong-ook Jung, Taewhan Kim, Prashant Saxena, C. Liu, S.-M. S. Kang

引用次数: 8

Driver modeling and alignment for worst-case delay noise 最坏情况下延迟噪声的驱动建模和校准

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) Pub Date : 2001-06-22 DOI: 10.1145/378239.379054

S. Sirichotiyakul, D. Blaauw, C. Oh, R. Levy, V. Zolotov, Jingyan Zuo

{"title":"Driver modeling and alignment for worst-case delay noise","authors":"S. Sirichotiyakul, D. Blaauw, C. Oh, R. Levy, V. Zolotov, Jingyan Zuo","doi":"10.1145/378239.379054","DOIUrl":"https://doi.org/10.1145/378239.379054","url":null,"abstract":"In this paper, we present a new approach to model the impact of cross-coupling noise on interconnect delay. We introduce a new linear driver model that accurately models the noise pulse induced on a switching signal net due to cross coupling capacitance. The proposed model effectively captures the nonlinear behavior of the victim driver gate during the transition and has an average error below 8% whereas the traditional approach using a Thevenin model incurs an average error of 48%. We also discuss the worst case alignment of the aggressor net transitions with respect to the victim net transition, emphasizing the need to maximize not merely the delay of the interconnect alone but the combined delay of the interconnect and receiver gate. We show that the worst case alignment of an aggressor net transition is a function of the receiver gate output loading, victim transition edge rate, and the noise pulse width and height and hence propose a pre-characterization approach to efficiently predict the worst-case alignment. The proposed methods were implemented in an industrial noise analysis tool called ClariNet. Results on industrial designs are presented to demonstrate the effectiveness of our approach.","PeriodicalId":154316,"journal":{"name":"Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-06-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126978843","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 96

An interconnect energy model considering coupling effects 考虑耦合效应的互连能量模型

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) Pub Date : 2001-06-22 DOI: 10.1145/378239.379022

T. Uchino, J. Cong

引用次数: 37

Watermarking of SAT using combinatorial isolation lemmas 基于组合隔离引理的SAT水印

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) Pub Date : 2001-06-22 DOI: 10.1145/378239.378566

R. Majumdar, J. Wong

引用次数: 4

Low-energy intra-task voltage scheduling using static timing analysis 基于静态时序分析的低功耗任务内电压调度

Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) Pub Date : 2001-06-22 DOI: 10.1145/378239.378551

Dongkun Shin, Jihong Kim, Seongsoo Lee

引用次数: 112