发布求助
文献互助 智能选刊 最新文献

2006 IEEE Asian Solid-State Circuits Conference最新文献

筛选
英文 中文
A voltage scalable advanced DFM RAM with accelerated screening for low power SoC platform 一种电压可扩展的先进DFM RAM，用于低功耗SoC平台的加速筛选
2006 IEEE Asian Solid-State Circuits Conference Pub Date : 2006-11-01 DOI: 10.1093/ietele/e90-c.10.1927
H. Shimano, F. Morishita, K. Dosaka, K. Arimoto
{"title":"A voltage scalable advanced DFM RAM with accelerated screening for low power SoC platform","authors":"H. Shimano, F. Morishita, K. Dosaka, K. Arimoto","doi":"10.1093/ietele/e90-c.10.1927","DOIUrl":"https://doi.org/10.1093/ietele/e90-c.10.1927","url":null,"abstract":"The advanced-DFM RAM provides the solution for the limitation of SRAM voltage scaling down and the countermeasure of the process fluctuations. The characteristics of this RAM are the voltage scalability(@0.6 V operation) with wide operating margin and the reliability of long data retention time. The memory cell consists of 2 cell/bit with the complementary dynamic memory operation and has the 1 cell/bit test mode for the accelerated screening against the marginal cells. The GND bitline pre-charge sensing scheme and SSW (sense synchronized write) peripheral circuit technologies are also adopted for the low voltage and FV controllable SoC which will be strongly required from the many kinds of applications. This RAM supports the DFM functions with both good cell/bit for advanced process technologies and the voltage scalable SoC memory platform.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"11 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126429950","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A 1/f-Noise Reduction Architecture for an Operational Amplifier in a 0.13 μm Standard digital CMOS technology 基于0.13 μm标准数字CMOS技术的运算放大器1/f降噪架构
2006 IEEE Asian Solid-State Circuits Conference Pub Date : 2006-11-01 DOI: 10.1109/ASSCC.2006.357880
J. Koh, Jungeun Lee, Chun-Deok Suh, Hoon-Tae Kim
{"title":"A 1/f-Noise Reduction Architecture for an Operational Amplifier in a 0.13 μm Standard digital CMOS technology","authors":"J. Koh, Jungeun Lee, Chun-Deok Suh, Hoon-Tae Kim","doi":"10.1109/ASSCC.2006.357880","DOIUrl":"https://doi.org/10.1109/ASSCC.2006.357880","url":null,"abstract":"We present new circuit architecture for the 1/f noise reduction in a CMOS Miller operational amplifier. Compared to a reference circuit, the 1/f noise reduction of 7 dB is achieved for a CMOS Miller operational amplifier implemented in a 0.13 μm 1.5 V standard CMOS technology. This architecture successfully reduces the 1/f noise and is applicable to a continuous signal processing analog IC's.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"26 7","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114025339","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
A 19.7 MHz, 5th Order Active-RC Chebyshev LPF for IEEE802.11n with Automatic Quality Factor Tuning Scheme 一种用于IEEE802.11n的19.7 MHz, 5阶主动rc Chebyshev LPF，具有自动质量因子调谐方案
2006 IEEE Asian Solid-State Circuits Conference Pub Date : 2006-11-01 DOI: 10.1109/ASSCC.2006.357893
S. Kousai, M. Hamada, R. Ito, T. Itakura
{"title":"A 19.7 MHz, 5th Order Active-RC Chebyshev LPF for IEEE802.11n with Automatic Quality Factor Tuning Scheme","authors":"S. Kousai, M. Hamada, R. Ito, T. Itakura","doi":"10.1109/ASSCC.2006.357893","DOIUrl":"https://doi.org/10.1109/ASSCC.2006.357893","url":null,"abstract":"A fifth order LPF with a quality factor(Q) tuning circuit has been implemented for IEEE802.11 n in a 0.13 mum CMOS technology. The proposed Q tuning technique enables a 19.7 MHz, active-RC Chebyshev LPF. The filter has 2 dB gain, 30 nV/Hz1/2 input referred noise, 113 dB muV input PIdB, draws 7.5 mA current from 1.5 V supply and occupies an area of 0.2 mm2.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132207447","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
A SIMD Video Signal Processor with Efficient Data Organization 具有高效数据组织的SIMD视频信号处理器
2006 IEEE Asian Solid-State Circuits Conference Pub Date : 2006-11-01 DOI: 10.1109/ASSCC.2006.357865
Kunjie Liu, Xing Qin, Xiaolang Yan, Li Quan
{"title":"A SIMD Video Signal Processor with Efficient Data Organization","authors":"Kunjie Liu, Xing Qin, Xiaolang Yan, Li Quan","doi":"10.1109/ASSCC.2006.357865","DOIUrl":"https://doi.org/10.1109/ASSCC.2006.357865","url":null,"abstract":"A single instruction multiple data (SIMD) video signal processor (VSP) is presented in this paper. To provide flexible and efficient data organization, a separate control/data-preparing pipeline and global switch register file with write-transposer and read-permuter is designed. Since data preparation is offloaded from computing core, this VSP promises sustained performance close to its peak computational rates of 64-bit SIMD ALU/MAC datapath. The benchmarking shows that the proposed VSP forms a highly efficient solution to emerging H.264/AVC video decoder.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128716490","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
Dynamically Reconfigurable Gate Array Based on Fine-Grained Switch Elements and Its CAD Environment 基于细粒度开关元件的动态可重构门阵列及其CAD环境
2006 IEEE Asian Solid-State Circuits Conference Pub Date : 2006-11-01 DOI: 10.1109/ASSCC.2006.357874
M. Hariyama, W. H. Muthumala, M. Kameyama
{"title":"Dynamically Reconfigurable Gate Array Based on Fine-Grained Switch Elements and Its CAD Environment","authors":"M. Hariyama, W. H. Muthumala, M. Kameyama","doi":"10.1109/ASSCC.2006.357874","DOIUrl":"https://doi.org/10.1109/ASSCC.2006.357874","url":null,"abstract":"Dynamically programmable gate arrays (DPGAs) promise lower-cost implementations than conventional FPGAs since they efficiently reuse limited hardware resources in time. One important issue on DPGAs is the large amount of configuration memory, which leads to area-inefficient implementation and large static power dissipation. This paper presents novel architecture of a switch block to overcome the required capacity of configuration memory. Our main idea is to exploit redundancy between different contexts by using a fine-grained switch element. The proposed MC-FPGA is designed in a 0.18 mum CMOS technology. Its maximum clock frequency and the context switching frequency are measured to be 310 MHz and 272 MHz, respectively. The area of the proposed MC-FPGA is reduced to 45% of a typical MC-FPGA under a constraint of 8 contexts.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"3 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122436904","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A Low Power Side Channel Attack Resistant Data Flow Rindael Encryption ASIC 一种抗低功耗侧信道攻击的数据流并行加密ASIC
2006 IEEE Asian Solid-State Circuits Conference Pub Date : 2006-11-01 DOI: 10.1109/ASSCC.2006.357892
Xiangyu Li, Sun Yi-he
{"title":"A Low Power Side Channel Attack Resistant Data Flow Rindael Encryption ASIC","authors":"Xiangyu Li, Sun Yi-he","doi":"10.1109/ASSCC.2006.357892","DOIUrl":"https://doi.org/10.1109/ASSCC.2006.357892","url":null,"abstract":"THDFAES04 is a data flow random execution Rijndael encryption ASIC, which can resist against side-channel attacks and is low power. It is based on dynamic data-flow architecture. It performs token matching and random service jointly by the token Hold-Match-Fetch components. In experiments, it could resist 15000 less samples correlation power analysis attack. The fabricated chip's average energy of one 128 bits key AES encryption is 0.053 muJ. Its die size is 2.21 mm2. Its throughput distributes between 59 Mbps and 63 Mbps.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"86 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122658483","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A 2.5GHz, 30mW, 0.03mm2, All-Digital Delay-Locked Loop 一个2.5GHz, 30mW, 0.03mm2，全数字延迟锁定环路
2006 IEEE Asian Solid-State Circuits Conference Pub Date : 2006-11-01 DOI: 10.1109/ASSCC.2006.357903
Rong-Jyi Yang, Shen-Iuan Liu
{"title":"A 2.5GHz, 30mW, 0.03mm2, All-Digital Delay-Locked Loop","authors":"Rong-Jyi Yang, Shen-Iuan Liu","doi":"10.1109/ASSCC.2006.357903","DOIUrl":"https://doi.org/10.1109/ASSCC.2006.357903","url":null,"abstract":"A. 2.5GHz, 30mW, 0.03mm2, all-digital DLL in 0.13mum CMOS technology is presented. The lattice delay unit provides both a small delay step and a fixed intrinsic delay of two NAND gates. A modified binary search controller reduces the locking time and allows the DLL to track the PVT variations. This DLL locks in 24 cycles and has the closed-loop characteristic with pk-pk jitter of 14ps.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132250403","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A 800MT/s Multiprocessor Bus Interface With Strobe Centering Architecture 具有频闪定心结构的800MT/s多处理器总线接口
2006 IEEE Asian Solid-State Circuits Conference Pub Date : 2006-11-01 DOI: 10.1109/ASSCC.2006.357937
H. Muljono, S. Rusu, K. Tian, M. Atria, M. Chan, Charlie Lin
{"title":"A 800MT/s Multiprocessor Bus Interface With Strobe Centering Architecture","authors":"H. Muljono, S. Rusu, K. Tian, M. Atria, M. Chan, Charlie Lin","doi":"10.1109/ASSCC.2006.357937","DOIUrl":"https://doi.org/10.1109/ASSCC.2006.357937","url":null,"abstract":"A 65 nm 1.2 V GTL bus interface achieves 800 MT/s 6.4 GB/S data rate in a 3-load multi-processor (MP) environment. To enable a 20% increase in data rate compared to previous design, it utilizes a staged driver, DLL controlled predriver, Tco compensation, data/strobe time shifter, high gain differential amplifier as well as advanced process, voltage and temperature (PVT) compensation design.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"26 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132521116","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A Multibit Complex Bandpass AZAD Modulator with I, Q Dynamic Matching and DWA Algorithm 一种具有I、Q动态匹配和DWA算法的多位复带通AZAD调制器
2006 IEEE Asian Solid-State Circuits Conference Pub Date : 2006-11-01 DOI: 10.1109/ASSCC.2006.357850
H. San, Y. Jingu, H. Wada, H. Hagiwara, A. Hayakawa, J. Kudoh, K. Yahagi, T. Matsuura, H. Nakane, H. Kobayashi, M. Hotta, T. Tsukada, K. Mashiko, A. Wada
{"title":"A Multibit Complex Bandpass AZAD Modulator with I, Q Dynamic Matching and DWA Algorithm","authors":"H. San, Y. Jingu, H. Wada, H. Hagiwara, A. Hayakawa, J. Kudoh, K. Yahagi, T. Matsuura, H. Nakane, H. Kobayashi, M. Hotta, T. Tsukada, K. Mashiko, A. Wada","doi":"10.1109/ASSCC.2006.357850","DOIUrl":"https://doi.org/10.1109/ASSCC.2006.357850","url":null,"abstract":"A second-order multi-bit switched-capacitor complex bandpass DeltaSigmaAD modulator has been designed and fabricated for application to low-IF receivers in wireless communication systems such as Bluetooth and WLAN. We propose a new structure of a complex bandpass filter in forward path with I, Q dynamic matching which is equivalent to the conventional one but it can be divided into two separate parts. As a result, the DeltaSigma modulator which constituted with our proposed complex filter can be completely divided into two separate parts too, and there are not any signal line crossing between the upper and lower paths by a complex filter and feedback from DACs. Therefore, the layout design of the modulator can be greatly simplified. Nine-level two quantizers and four DACs are used in the modulator for lower power implementation and higher SNDR, but the nonlinearities of DACs are not noise-shaped and the SNDR of the DeltaSigma ADC degrades. We have employed a new complex bandpass data-weighted averaging (DWA) algorithm to suppress nonlinearity effects of multibit DACs in complex form to achieve high accuracy; it can be realized just by adding simple digital circuitry. Implemented in a 0.18-mum CMOS process and at 2.8 V supply, the modulator achieves a measured peak signal-to-noise-and-distortion (SNDR) of 64.5 dB at 20 MS/s with a signal bandwidth of 78 kHz while dissipating 28.4 mW and occupying a chip area of 1.82 mm2.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"61 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121414678","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
A 0.98 to 6.6 Hz Tunable Wideband VCO in a 180nm CMOS Technology for Reconfigurable Radio Transceiver 用于可重构无线电收发器的180nm CMOS技术的0.98至6.6 Hz可调谐宽带压控振荡器
2006 IEEE Asian Solid-State Circuits Conference Pub Date : 2006-11-01 DOI: 10.1109/ASSCC.2006.357925
Yusaku Ito, H. Sugawara, Kenichi Okada, K. Masu
{"title":"A 0.98 to 6.6 Hz Tunable Wideband VCO in a 180nm CMOS Technology for Reconfigurable Radio Transceiver","authors":"Yusaku Ito, H. Sugawara, Kenichi Okada, K. Masu","doi":"10.1109/ASSCC.2006.357925","DOIUrl":"https://doi.org/10.1109/ASSCC.2006.357925","url":null,"abstract":"This paper proposes a novel wideband voltage-controlled oscillator (VCO) for multi-band transceivers. The proposed VCO has a core VCO and a tuning-range extension circuit, which consists of switches, a mixer, dividers, and variable gain combiners with a spurious rejection technique. The experimental results exhibit 0.98-to-6.6 GHz continuous frequency tuning with -206dBc/Hz of FoMT, which is fabricated by using a 0.18 mum CMOS process. The frequency tuning range (FTR) is 149 %, and the chip area is 800 mum x 540 mum.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125652288","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 27
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信