2008 International Conference on Field Programmable Logic and Applications最新文献_第2页

Three-stage pipeline implementation for SHA2 using data forwarding 使用数据转发的SHA2的三阶段管道实现

2008 International Conference on Field Programmable Logic and Applications Pub Date : 2008-09-23 DOI: 10.1109/FPL.2008.4629903

Anh-Tuan Hoang, K. Yamazaki, S. Oyanagi

引用次数: 5

A rate-based prefiltering approach to blast acceleration 基于速率的爆炸加速度预滤波方法

2008 International Conference on Field Programmable Logic and Applications Pub Date : 2008-09-23 DOI: 10.1109/FPL.2008.4630026

Panagiotis Afratis, E. Sotiriades, Grigorios Chrysos, Sotiria Fytraki, D. Pnevmatikatos

引用次数: 12

Efficient FPGA mapping of Gilbert’s algorithm for SVM training on large-scale classification problems 大规模分类问题支持向量机训练中Gilbert算法的高效FPGA映射

2008 International Conference on Field Programmable Logic and Applications Pub Date : 2008-09-23 DOI: 10.1109/FPL.2008.4629968

Markos Papadonikolakis, C. Bouganis

引用次数: 8

An FPGA architecture for the Pagerank eigenvector problem Pagerank特征向量问题的FPGA架构

2008 International Conference on Field Programmable Logic and Applications Pub Date : 2008-09-23 DOI: 10.1109/FPL.2008.4629999

Séamas McGettrick, D. Geraghty, Ciarán McElroy

引用次数: 19

Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip Metawire:使用FPGA配置电路来模拟片上网络

2008 International Conference on Field Programmable Logic and Applications Pub Date : 2008-09-23 DOI: 10.1049/iet-cdt.2009.0009

M. Shelburne, C. Patterson, P. Athanas, Mark T. Jones, B. Martin, Ryan Fong

引用次数: 39

A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput 一个多平台控制器，允许最大的动态部分重新配置吞吐量

2008 International Conference on Field Programmable Logic and Applications Pub Date : 2008-09-23 DOI: 10.1109/FPL.2008.4630002

Christopher Claus, Bin Zhang, W. Stechele, L. Braun, M. Hübner, J. Becker

引用次数: 109

Bitstream compression techniques for Virtex 4 FPGAs Virtex 4 fpga的比特流压缩技术

2008 International Conference on Field Programmable Logic and Applications Pub Date : 2008-09-23 DOI: 10.1109/FPL.2008.4629952

R. Stefan, S. Cotofana

{"title":"Bitstream compression techniques for Virtex 4 FPGAs","authors":"R. Stefan, S. Cotofana","doi":"10.1109/FPL.2008.4629952","DOIUrl":"https://doi.org/10.1109/FPL.2008.4629952","url":null,"abstract":"This paper examines the opportunity of using compression for accelerating the (re)configuration of FPGA devices, focusing on the choice of compression algorithms, and their hardware implementation cost. As our purpose is the acceleration of the configuration process, estimating the decoder speed also plays a major role in our study. We evaluate a wide range of well-established compression algorithms and we also propose two methods specifically developed for compressing FPGA configuration bitstreams, one based on a static dictionary and the other on arithmetic coding. For the arithmetic coding we propose a statistical model that takes advantage of the particularities of the configuration bitstreams of the Virtex 4 FPGA family. We evaluate the efficiency of the proposed methods along with state of the art compression algorithms on a number of benchmark circuits, some selected from the available open source implementations and some synthetically generated. Our evaluations indicate that using modest resources we can achieve parity and even exceed comercial software in terms of compression ratio, and outperform all other traditional algorithms. All our implemented decompressors are shown to use less than 1.5% of the slices available on the FPGA device.","PeriodicalId":137963,"journal":{"name":"2008 International Conference on Field Programmable Logic and Applications","volume":"29 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-09-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114973436","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 27

Towards benchmarking energy efficiency of reconfigurable architectures 面向可重构架构的能效标杆

2008 International Conference on Field Programmable Logic and Applications Pub Date : 2008-09-23 DOI: 10.1109/FPL.2008.4630041

Tobias Becker, P. Jamieson, W. Luk, P. Cheung, T. Rissa

引用次数: 6

Mapping and scheduling with task clustering for heterogeneous computing systems 异构计算系统的任务集群映射和调度

2008 International Conference on Field Programmable Logic and Applications Pub Date : 2008-09-23 DOI: 10.1109/FPL.2008.4629944

Y. Lam, J. Coutinho, W. Luk, P. Leong

引用次数: 16

A dynamic temperature control simulation system for FPGAs 基于fpga的动态温度控制仿真系统

2008 International Conference on Field Programmable Logic and Applications Pub Date : 2008-09-23 DOI: 10.1109/FPL.2008.4630033

Shilpa Bhoj, D. Bhatia

引用次数: 3