IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems最新文献_第4页

Live demonstration: Using SIMULINK S-functions for the efficient modeling and simulation of analog integrated circuits and systems 现场演示:使用SIMULINK s功能对模拟集成电路和系统进行有效的建模和仿真

IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems Pub Date : 2014-06-01 DOI: 10.1109/ISCAS.2014.6865160

J. M. Rosa

引用次数: 0

A 9.4-bit, 28.8-mV range inverter based readout circuit for implantable pressure bridge piezo-resistive sensor 一种用于植入式压桥式压阻传感器的9.4位、28.8 mv量程逆变读出电路

IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems Pub Date : 2014-01-01 DOI: 10.1109/ISCAS.2014.6865650

T. Nguyen, P. Häfliger

引用次数: 0

Area and throughput efficient IDCT/IDST architecture for HEVC standard HEVC标准的面积和吞吐量高效IDCT/IDST架构

IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems Pub Date : 2014-01-01 DOI: 10.1109/ISCAS.2014.6865683

Ziyou Yao, Weifeng He, L. Hong, Guanghui He, Zhigang Mao

引用次数: 2

Input stimulus comparison using an adaptive FPGA-based testing system 基于自适应fpga测试系统的输入刺激比较

IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems Pub Date : 2014-01-01 DOI: 10.1109/ISCAS.2014.6865119

S. Pouros, V. Vassios, D. K. Papakostas, A. Hatzopoulos

引用次数: 2

High-Throughput Hardware for Real-Time Spike Overlap Decomposition in Multi-Electrode Neuronal Recording Systems. 多电极神经元记录系统中实时尖峰重叠分解的高通量硬件。

IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems Pub Date : 2014-01-01 Epub Date: 2014-07-28 DOI: 10.1109/ISCAS.2014.6865221

Jelena Dragas, David Jäckel, Felix Franke, Andreas Hierlemann

{"title":"High-Throughput Hardware for Real-Time Spike Overlap Decomposition in Multi-Electrode Neuronal Recording Systems.","authors":"Jelena Dragas, David Jäckel, Felix Franke, Andreas Hierlemann","doi":"10.1109/ISCAS.2014.6865221","DOIUrl":"10.1109/ISCAS.2014.6865221","url":null,"abstract":"Spike overlaps occur frequently in dense neuronal network recordings, creating difficulties for spike sorting. Brainmachine interfaces and in vivo studies of neuronal network dynamics often require that an accurate spike sorting be done in real time, with low execution latency (on the order of milliseconds). Moreover, modern neuronal recording systems that feature thousands of electrodes require processing of several tens or hundreds of neurons in parallel. The existing algorithms capable of performing spike overlap decomposition are generally very complex and unsuitable for real-time implementation, especially for an on-chip implementation. Here we present a hardware device capable of processing pair-wise spike overlaps in real time. A previously-published spike sorting algorithm, which is not suitable for processing data of large neuronal networks with low latency, has been optimized for high-throughput, low-latency hardware implementation. The designed hardware architecture has been verified on an FPGA platform. Low spike sorting error rates (0.05) for overlapping spikes have been achieved with a latency of 2.75 ms, rendering the system particularly suitable for use in closed-loop experiments.","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"2014 ","pages":"658-661"},"PeriodicalIF":0.0,"publicationDate":"2014-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7612165/pdf/EMS140528.pdf","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"39789438","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Power and area efficient comb-based decimator for Sigma-Delta ADCs with high decimation factors 用于具有高抽取因子的Sigma-Delta adc的功率和面积高效梳式抽取器

IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems Pub Date : 2013-05-19 DOI: 10.1109/ISCAS.2013.6572082

G. Salgado, G. Jovanovic-Dolecek, J. M. Rosa

引用次数: 5

Influence of Prior Knowledge on the Accuracy Limit of Parameter Estimation in Single-Molecule Fluorescence Microscopy. 先验知识对单分子荧光显微镜参数估计精度限制的影响。

IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems Pub Date : 2013-05-01 DOI: 10.1109/ISCAS.2013.6572093

Zhiping Lin, Yau Wong, Raimund J Ober

引用次数: 2

Behavioral modeling techniques for teaching communication circuits and systems 用于通信电路和系统教学的行为建模技术

IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems Pub Date : 2012-05-20 DOI: 10.1109/ISCAS.2012.6271796

J. M. Rosa

引用次数: 4

Novel algorithm for the real time multi-feature detection in laser beam welding 激光焊接多特征实时检测的新算法

IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems Pub Date : 2012-05-20 DOI: 10.1109/ISCAS.2012.6271618

N. Leonardo, T. Ronald, Abt Felix, Heider Andreas, Blug Andreas, Hofler Heinrich

引用次数: 5

On adaptive bounded synchronization in Power Network models 电网模型中的自适应有界同步

IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems Pub Date : 2012-01-01 DOI: 10.1109/ISCAS.2012.6271570

P. D. Lellis, M. Bernardo

引用次数: 0