IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems最新文献

筛选
英文 中文
Optimal Nonrecursive Noise Shaping Filters for Oversampling Data Converters Part 2: Applications 过采样数据转换器的最佳非递归噪声整形滤波器。第2部分:应用
S. Norsworthy
{"title":"Optimal Nonrecursive Noise Shaping Filters for Oversampling Data Converters Part 2: Applications","authors":"S. Norsworthy","doi":"10.1109/iscas.1993.692906","DOIUrl":"https://doi.org/10.1109/iscas.1993.692906","url":null,"abstract":"","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"9 1","pages":"1357-1360"},"PeriodicalIF":0.0,"publicationDate":"1993-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"82447098","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Worst-case l1 system identification using perturbed ARMA models 用摄动ARMA模型进行最坏情况l1系统辨识
M. Milanese, N. Elia
{"title":"Worst-case l1 system identification using perturbed ARMA models","authors":"M. Milanese, N. Elia","doi":"10.1109/iscas.1993.692762","DOIUrl":"https://doi.org/10.1109/iscas.1993.692762","url":null,"abstract":"","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"93 1","pages":"786-789"},"PeriodicalIF":0.0,"publicationDate":"1993-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76638854","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Double Edge Triggered Devices: Speed and Power Considerations 双边缘触发设备:速度和功率考虑
R. Hossain, L. Wronski, A. Albicki
{"title":"Double Edge Triggered Devices: Speed and Power Considerations","authors":"R. Hossain, L. Wronski, A. Albicki","doi":"10.1109/iscas.1993.692940","DOIUrl":"https://doi.org/10.1109/iscas.1993.692940","url":null,"abstract":"","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"22 1","pages":"1491-1494"},"PeriodicalIF":0.0,"publicationDate":"1993-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"86827973","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Systolic Array for 2-D Circular Convolution Using the Chinese Remainder Theorem 用中国剩余定理求解二维圆卷积的收缩阵列
L. Wang, I. Hartimo
{"title":"Systolic Array for 2-D Circular Convolution Using the Chinese Remainder Theorem","authors":"L. Wang, I. Hartimo","doi":"10.1109/iscas.1993.693006","DOIUrl":"https://doi.org/10.1109/iscas.1993.693006","url":null,"abstract":"","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"27 1","pages":"1746-1749"},"PeriodicalIF":0.0,"publicationDate":"1993-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"81748131","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Linear-phase Filters Configured as a Combination of Sigma-delta Modulator, SC Transversal Filter and a Low-Q Biquad 线性相位滤波器配置为Sigma-delta调制器,SC横向滤波器和低q双通道的组合
Qiuting Huang
{"title":"Linear-phase Filters Configured as a Combination of Sigma-delta Modulator, SC Transversal Filter and a Low-Q Biquad","authors":"Qiuting Huang","doi":"10.1109/iscas.1993.692893","DOIUrl":"https://doi.org/10.1109/iscas.1993.692893","url":null,"abstract":"","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"24 1","pages":"1306-1309"},"PeriodicalIF":0.0,"publicationDate":"1993-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"91223875","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Optimal Nonrecursive Noise Shaping Filters for Oversampling Data Converters Part 1: Theory 过采样数据转换器的最优非递归噪声整形滤波器第1部分:理论
S. Norsworthy
{"title":"Optimal Nonrecursive Noise Shaping Filters for Oversampling Data Converters Part 1: Theory","authors":"S. Norsworthy","doi":"10.1109/iscas.1993.692905","DOIUrl":"https://doi.org/10.1109/iscas.1993.692905","url":null,"abstract":"","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"100 1","pages":"1353-1356"},"PeriodicalIF":0.0,"publicationDate":"1993-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"79322061","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 13
Highly Linear Four Quadrant Analog BiCMOS Multiplier for ± 1.5 V Supply Operation 高线性四象限模拟BiCMOS乘法器±1.5 V供电操作
J. Ramírez-Angulo
{"title":"Highly Linear Four Quadrant Analog BiCMOS Multiplier for ± 1.5 V Supply Operation","authors":"J. Ramírez-Angulo","doi":"10.1049/EL:19921137","DOIUrl":"https://doi.org/10.1049/EL:19921137","url":null,"abstract":"A highly linear four-quadrant analogue BiCMOS multiplier is presented. It operates with ±1.5V supplies and with 2V peak to peak input and output signal wings. It is based on the use of crosscoupled, voltage biased differential pairs. Experimental results of a CMOS test chip are presented that confirm the proposed structure.","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"16 1","pages":"1467-1470"},"PeriodicalIF":0.0,"publicationDate":"1992-09-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"73998763","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 32
Analog VLSI implementation of neural networks 模拟VLSI实现的神经网络
E. Vittoz
{"title":"Analog VLSI implementation of neural networks","authors":"E. Vittoz","doi":"10.1109/ISCAS.1990.112524","DOIUrl":"https://doi.org/10.1109/ISCAS.1990.112524","url":null,"abstract":"The potentialities of CMOS analog VLSI for the implementation of neural systems are demonstrated. It is shown how the various modes of operation of the transistor can be exploited to build very efficient neurons on a very small area with very low power consumption. The connectivity problem can be alleviated by selecting appropriate architectures. Various methods for implementing analog synaptic memories are discussed, and examples of working chips are given.<<ETX>>","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"79 1","pages":"2524-2527 vol.4"},"PeriodicalIF":0.0,"publicationDate":"1990-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"74082877","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 75
Design of stable high order 1-bit sigma-delta modulators 稳定高阶1位σ - δ调制器的设计
T. Ritoniemi, T. Karema, H. Tenhunen
{"title":"Design of stable high order 1-bit sigma-delta modulators","authors":"T. Ritoniemi, T. Karema, H. Tenhunen","doi":"10.1109/ISCAS.1990.112709","DOIUrl":"https://doi.org/10.1109/ISCAS.1990.112709","url":null,"abstract":"A method for designing stable 1-b high-order (>or=3) sigma-delta modulators is presented. The stability analysis is based on the root locus and modeling the quantizer for each clock period at a time. The quantizer's gain in the modulator at the present clock period determines the modulator's stability for the next clock period. If the modulator is stable during each clock period, it is unconditionally stable and behaves as a linear analog/digital converter. Examples with third-, fourth-, fifth-, and sixth-order sigma-delta modulators are given to explore the use of the proposed method in practice. With the designed sixth-order modulator it is possible to achieve 23-b signal-to-quantization noise ratio at the oversampling ratio of 64.<<ETX>>","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"45 1","pages":"3267-3270 vol.4"},"PeriodicalIF":0.0,"publicationDate":"1990-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75657425","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 99
Constrained principal component analysis via an orthogonal learning network 基于正交学习网络的约束主成分分析
S. Kung
{"title":"Constrained principal component analysis via an orthogonal learning network","authors":"S. Kung","doi":"10.1109/ISCAS.1990.112180","DOIUrl":"https://doi.org/10.1109/ISCAS.1990.112180","url":null,"abstract":"The regular principal components (PC) analysis of stochastic processes is extended to the so-called constrained principal components (CPC) problem. The CPC analysis involves extracting representative components which contain the most information about the original processes, The CPC solution has to be extracted from a given constraint subspace. Therefore, the CPC solution may be adopted to best recover the original signal and simultaneously avoid the undesirably noisy or redundant components. A technique for finding optimal CPC solutions via an orthogonal learning network (OLN) is proposed. The underlying numerical analysis for the theoretical proof of the convergency of OLN is discussed. The same numerical analysis provides a useful estimate of optimal learning rates leading to very fast convergence speed. Simulation and application examples are provided.<<ETX>>","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"62 1","pages":"719-722 vol.1"},"PeriodicalIF":0.0,"publicationDate":"1990-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75855913","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 18
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信