发布求助
文献互助 智能选刊 最新文献

Journal of VLSI signal processing systems for signal, image, and video technology最新文献

筛选
英文 中文
Reconfigurable Discrete Wavelet Transform Processor for Heterogeneous Reconfigurable Multimedia Systems 异构可重构多媒体系统的可重构离散小波变换处理器
Journal of VLSI signal processing systems for signal, image, and video technology Pub Date : 2005-08-01 DOI: 10.1007/s11265-005-6249-z
Po-Chih Tseng, Chao-Tsung Huang, Liang-Gee Chen
{"title":"Reconfigurable Discrete Wavelet Transform Processor for Heterogeneous Reconfigurable Multimedia Systems","authors":"Po-Chih Tseng, Chao-Tsung Huang, Liang-Gee Chen","doi":"10.1007/s11265-005-6249-z","DOIUrl":"https://doi.org/10.1007/s11265-005-6249-z","url":null,"abstract":"","PeriodicalId":88019,"journal":{"name":"Journal of VLSI signal processing systems for signal, image, and video technology","volume":"16 1","pages":"35-47"},"PeriodicalIF":0.0,"publicationDate":"2005-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76457690","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 11
Guest Editorial: System-on-a-Chip for Multimedia Systems 嘉宾评论:多媒体系统的单片系统
Journal of VLSI signal processing systems for signal, image, and video technology Pub Date : 2005-08-01 DOI: 10.1007/s11265-005-6246-2
Yen-kuang Chen, K. Wen, Chen-Yi Lee
{"title":"Guest Editorial: System-on-a-Chip for Multimedia Systems","authors":"Yen-kuang Chen, K. Wen, Chen-Yi Lee","doi":"10.1007/s11265-005-6246-2","DOIUrl":"https://doi.org/10.1007/s11265-005-6246-2","url":null,"abstract":"","PeriodicalId":88019,"journal":{"name":"Journal of VLSI signal processing systems for signal, image, and video technology","volume":"1 1","pages":"5-7"},"PeriodicalIF":0.0,"publicationDate":"2005-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"79488549","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Coefficient Elimination Algorithm for Low Energy Distributed Arithmetic DCT Architectures 低能量分布式算法DCT结构的系数消去算法
Journal of VLSI signal processing systems for signal, image, and video technology Pub Date : 2005-07-01 DOI: 10.1007/s11265-005-5270-6
T. Darwish, M. Bayoumi
{"title":"Coefficient Elimination Algorithm for Low Energy Distributed Arithmetic DCT Architectures","authors":"T. Darwish, M. Bayoumi","doi":"10.1007/s11265-005-5270-6","DOIUrl":"https://doi.org/10.1007/s11265-005-5270-6","url":null,"abstract":"","PeriodicalId":88019,"journal":{"name":"Journal of VLSI signal processing systems for signal, image, and video technology","volume":"23 1","pages":"355-369"},"PeriodicalIF":0.0,"publicationDate":"2005-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"86168440","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
An Efficient Architecture for a Lifted 2D Biorthogonal DWT 二维提升双正交小波变换的高效结构
Journal of VLSI signal processing systems for signal, image, and video technology Pub Date : 2005-07-01 DOI: 10.1007/s11265-005-5268-0
Mehboob Alam, Wael Badawy, V. Dimitrov, G. Jullien
{"title":"An Efficient Architecture for a Lifted 2D Biorthogonal DWT","authors":"Mehboob Alam, Wael Badawy, V. Dimitrov, G. Jullien","doi":"10.1007/s11265-005-5268-0","DOIUrl":"https://doi.org/10.1007/s11265-005-5268-0","url":null,"abstract":"","PeriodicalId":88019,"journal":{"name":"Journal of VLSI signal processing systems for signal, image, and video technology","volume":"88 1","pages":"335-342"},"PeriodicalIF":0.0,"publicationDate":"2005-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"73850867","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 17
Reducing Encoder Bit-Rate Variation in MPEG Video 减少MPEG视频中编码器比特率的变化
Journal of VLSI signal processing systems for signal, image, and video technology Pub Date : 2005-06-01 DOI: 10.1007/s11265-005-4964-0
A. Cheng, Rajat Agarwal
{"title":"Reducing Encoder Bit-Rate Variation in MPEG Video","authors":"A. Cheng, Rajat Agarwal","doi":"10.1007/s11265-005-4964-0","DOIUrl":"https://doi.org/10.1007/s11265-005-4964-0","url":null,"abstract":"","PeriodicalId":88019,"journal":{"name":"Journal of VLSI signal processing systems for signal, image, and video technology","volume":"48 1","pages":"261-271"},"PeriodicalIF":0.0,"publicationDate":"2005-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88353860","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
FPGA Implementation of a Pipelined On-Line Backpropagation 流水线在线反向传播的FPGA实现
Journal of VLSI signal processing systems for signal, image, and video technology Pub Date : 2005-06-01 DOI: 10.1007/s11265-005-4961-3
R. G. Gironés, R. Colom-Palero, Joaquín Cerdá-Boluda, A. Sebastià-Cortés
{"title":"FPGA Implementation of a Pipelined On-Line Backpropagation","authors":"R. G. Gironés, R. Colom-Palero, Joaquín Cerdá-Boluda, A. Sebastià-Cortés","doi":"10.1007/s11265-005-4961-3","DOIUrl":"https://doi.org/10.1007/s11265-005-4961-3","url":null,"abstract":"","PeriodicalId":88019,"journal":{"name":"Journal of VLSI signal processing systems for signal, image, and video technology","volume":"101 1","pages":"189-213"},"PeriodicalIF":0.0,"publicationDate":"2005-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"78014982","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 46
Domain Specific Reconfigurable Processing Core Architecture for Digital Filtering Applications 数字滤波应用领域特定可重构处理核心体系结构
Journal of VLSI signal processing systems for signal, image, and video technology Pub Date : 2005-06-01 DOI: 10.1007/s11265-005-4963-1
Sangjin Hong, S. Chin
{"title":"Domain Specific Reconfigurable Processing Core Architecture for Digital Filtering Applications","authors":"Sangjin Hong, S. Chin","doi":"10.1007/s11265-005-4963-1","DOIUrl":"https://doi.org/10.1007/s11265-005-4963-1","url":null,"abstract":"","PeriodicalId":88019,"journal":{"name":"Journal of VLSI signal processing systems for signal, image, and video technology","volume":"17 1","pages":"239-259"},"PeriodicalIF":0.0,"publicationDate":"2005-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"85075383","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
VLSI Architecture for Lifting-Based Shape-Adaptive Discrete Wavelet Transform with Odd-Symmetric Filters 基于奇对称滤波器的提升型自适应离散小波变换VLSI结构
Journal of VLSI signal processing systems for signal, image, and video technology Pub Date : 2005-06-01 DOI: 10.1007/s11265-005-4960-4
Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen
{"title":"VLSI Architecture for Lifting-Based Shape-Adaptive Discrete Wavelet Transform with Odd-Symmetric Filters","authors":"Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen","doi":"10.1007/s11265-005-4960-4","DOIUrl":"https://doi.org/10.1007/s11265-005-4960-4","url":null,"abstract":"","PeriodicalId":88019,"journal":{"name":"Journal of VLSI signal processing systems for signal, image, and video technology","volume":"1 1","pages":"175-188"},"PeriodicalIF":0.0,"publicationDate":"2005-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"79900505","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Analysis and VLSI Realization of a Blind Beamforming Algorithm 一种盲波束形成算法的分析与VLSI实现
Journal of VLSI signal processing systems for signal, image, and video technology Pub Date : 2005-06-01 DOI: 10.1007/s11265-005-4959-x
Fan Xu, Guichang Zhong, A. Willson
{"title":"Analysis and VLSI Realization of a Blind Beamforming Algorithm","authors":"Fan Xu, Guichang Zhong, A. Willson","doi":"10.1007/s11265-005-4959-x","DOIUrl":"https://doi.org/10.1007/s11265-005-4959-x","url":null,"abstract":"","PeriodicalId":88019,"journal":{"name":"Journal of VLSI signal processing systems for signal, image, and video technology","volume":"19 1","pages":"159-174"},"PeriodicalIF":0.0,"publicationDate":"2005-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"78884278","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
On Design of Parallel Memory Access Schemes for Video Coding 视频编码中并行存储器访问方案的设计
Journal of VLSI signal processing systems for signal, image, and video technology Pub Date : 2005-06-01 DOI: 10.1007/s11265-005-4962-2
Jarno K. Tanskanen, R. Creutzburg, J. Niittylahti
{"title":"On Design of Parallel Memory Access Schemes for Video Coding","authors":"Jarno K. Tanskanen, R. Creutzburg, J. Niittylahti","doi":"10.1007/s11265-005-4962-2","DOIUrl":"https://doi.org/10.1007/s11265-005-4962-2","url":null,"abstract":"","PeriodicalId":88019,"journal":{"name":"Journal of VLSI signal processing systems for signal, image, and video technology","volume":"28 1","pages":"215-237"},"PeriodicalIF":0.0,"publicationDate":"2005-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"83724859","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 17
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信