1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051)最新文献_第3页

Timing-safe false path removal for combinational modules 时序安全的假路径移除组合模块

1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) Pub Date : 1999-11-07 DOI: 10.1109/ICCAD.1999.810709

Y. Kukimoto, R. Brayton

{"title":"Timing-safe false path removal for combinational modules","authors":"Y. Kukimoto, R. Brayton","doi":"10.1109/ICCAD.1999.810709","DOIUrl":"https://doi.org/10.1109/ICCAD.1999.810709","url":null,"abstract":"A combinational module is a combinational circuit that can be used under any arrival time condition at the primary inputs. An intellectual property (IP) module, if combinational, is one such example. The false-path-aware delay characterization of a combinational module without disclosing its internal structural detail is crucial for accurate timing analysis of IP-based designs. We address three related issues on delay characterization of combinational modules. We first introduce a new notion called timing-safe replaceability as a way of comparing the timing characteristics of two combinational modules formally. This notion allows us to determine whether a new module is a safe replacement of an original module under any surrounding environment with respect to timing. Second, we consider false path detection of combinational modules. Although false path detection is essential in accurate delay modeling, we argue that the conventional definition of false paths such as floating mode analysis is not appropriate for defining the falsity of a path for a combinational module since the falsity is relative to an arrival time condition. A new definition of false paths, termed strongly false paths, is introduced to resolve this issue. Strongly false paths are those paths that are guaranteed to be false under any arrival time condition, and thus uniquely defined independent of arrival time conditions. Finally, we propose a new algorithm that removes strongly false paths from a combinational module by a circuit transformation. We prove that the resulting circuit is a timing-safe replacement of the original.","PeriodicalId":6414,"journal":{"name":"1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051)","volume":"5 1","pages":"544-549"},"PeriodicalIF":0.0,"publicationDate":"1999-11-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90073019","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 8

Analytical approach to custom datapath design 自定义数据路径设计的分析方法

1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) Pub Date : 1999-11-07 DOI: 10.1109/ICCAD.1999.810629

S. Askar, M. Ciesielski

引用次数: 11

Design and optimization of LC oscillators LC振荡器的设计与优化

1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) Pub Date : 1999-11-07 DOI: 10.1109/ICCAD.1999.810623

M. Hershenson, A. Hajimiri, S. S. Mohan, Stephen P. Boyd, T. Lee

引用次数: 122

Lower bound on latency for VLIW ASIP datapaths VLIW ASIP数据路径的延迟下界

1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) Pub Date : 1999-11-07 DOI: 10.1109/ICCAD.1999.810659

M. Jacome, G. Veciana

引用次数: 9

A methodology for correct-by-construction latency insensitive design 一种按结构校正延迟不敏感设计方法

1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) Pub Date : 1999-11-07 DOI: 10.1007/978-1-4615-0292-0_12

L. Carloni, K. McMillan, A. Saldanha, A. Sangiovanni-Vincentelli

引用次数: 176

Throughput optimization of general non-linear computations 一般非线性计算的吞吐量优化

1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) Pub Date : 1999-11-07 DOI: 10.1109/ICCAD.1999.810684

Inki Hong, M. Potkonjak, L. Guerra

引用次数: 2

Synthesis of asynchronous control circuits with automatically generated relative timing assumptions 具有自动生成相对时序假设的异步控制电路的综合

1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) Pub Date : 1999-11-07 DOI: 10.1109/ICCAD.1999.810669

J. Cortadella, M. Kishinevsky, S. Burns, K. Stevens

引用次数: 16

Transient sensitivity computation for transistor level analysis and tuning 晶体管电平分析和调谐的瞬态灵敏度计算

1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) Pub Date : 1999-11-07 DOI: 10.1109/ICCAD.1999.810634

Tuyen V. Nguyen, P. O'Brien, David W. Winston

引用次数: 3

Buffer block planning for interconnect-driven floorplanning 用于互连驱动的平面规划的缓冲块规划

1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) Pub Date : 1999-11-07 DOI: 10.1109/ICCAD.1999.810675

J. Cong, T. Kong, D. Pan

引用次数: 149

Probabilistic state space search 概率状态空间搜索

1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) Pub Date : 1999-11-07 DOI: 10.1109/ICCAD.1999.810713

A. Kuehlmann, K. McMillan, R. Brayton

引用次数: 37