IEEE Embedded Systems Letters最新文献_第2页

An Endogenous Security Study of Telematics Box in Intelligent Connected Vehicles 智能网联汽车车载信息箱的内生安全研究

IF 1.6 4区计算机科学

IEEE Embedded Systems Letters Pub Date : 2024-07-23 DOI: 10.1109/les.2024.3432593

Zhen Zhang, Yuezhong Zhang, Jinfeng Zhang, Jichao Xie, Shaoxun Liu

引用次数: 0

Analysis of Outdoor Air Quality Using Low-Cost MEMS-Based Electronic Nose and Gas Analyzer 利用低成本 MEMS 电子鼻和气体分析仪分析室外空气质量

IF 1.6 4区计算机科学

IEEE Embedded Systems Letters Pub Date : 2024-07-18 DOI: 10.1109/les.2024.3431214

Tushar Gawande, Raghavendra Deshmukh, Sharvari Deshmukh

引用次数: 0

A Co-Optimization of Software and Hardware for PCIe-Based Small Packet DMA Transfer 基于 PCIe 的小数据包 DMA 传输的软硬件协同优化

IF 1.6 4区计算机科学

IEEE Embedded Systems Letters Pub Date : 2024-07-17 DOI: 10.1109/les.2024.3429544

Xiaotian Gu, Lisong Shao, Ningfeng Bai, Guosheng Zhang, Xinyi Zhang

引用次数: 0

Securing Binarized Neural Networks via PUF-Based Key Management in Memristive Crossbar Arrays 通过 Memristive Crossbar 阵列中基于 PUF 的密钥管理确保二值化神经网络的安全

IF 1.6 4区计算机科学

IEEE Embedded Systems Letters Pub Date : 2024-07-02 DOI: 10.1109/les.2024.3422294

Gokulnath Rajendran, Debajit Basak, Suman Deb, Anupam Chattopadhyay

引用次数: 0

A Dependable and Low-Cost CCSDS 123 Hyperspectral Image Compressor 可靠、低成本的 CCSDS 123 高光谱图像压缩器

IF 1.6 4区计算机科学

IEEE Embedded Systems Letters Pub Date : 2024-07-01 DOI: 10.1109/les.2024.3420934

Wesley Grignani, Douglas A. Santos, Felipe Viel, Luigi Dilillo, Douglas R. Melo

引用次数: 0

Boosting AES Intrinsic Resilience Using Split SubBytes Round Function Against Power Attacks 利用分拆子字节轮函数提升 AES 固有弹性，抵御功率攻击

IF 1.6 4区计算机科学

IEEE Embedded Systems Letters Pub Date : 2024-06-27 DOI: 10.1109/les.2024.3420226

Vishnu Padmakumar, Titu Mary Ignatius, Thockchom Birjit Singha, Roy Paily Palathinkal, Shaik Rafi Ahamed

引用次数: 0

Software Implementation of Fast List Decoder for PAC Codes PAC 码快速列表解码器的软件实现

IF 1.6 4区计算机科学

IEEE Embedded Systems Letters Pub Date : 2024-06-20 DOI: 10.1109/les.2024.3417413

Hang Yin, Jingxin Dai, Yansong Lv, Yuhuan Wang, Rui Lv

引用次数: 0

Functional Validation of the RISC-V Unlimited Vector Extension RISC-V 无限矢量扩展的功能验证

IF 1.6 4区计算机科学

IEEE Embedded Systems Letters Pub Date : 2024-06-19 DOI: 10.1109/les.2024.3416820

Ana Fernandes, Luís Crespo, Nuno Neves, Pedro Tomás, Nuno Roma, Gabriel Falcao

引用次数: 0

M-HLS: Malevolent High-Level Synthesis for Watermarked Hardware IPs M-HLS：针对带水印硬件 IP 的恶意高级合成

IF 1.6 4区计算机科学

IEEE Embedded Systems Letters Pub Date : 2024-06-19 DOI: 10.1109/les.2024.3416422

Anirban Sengupta, Aditya Anshul, Vishal Chourasia, Nitish Kumar

引用次数: 0

Reliable Methodology to FPGA Design Verification and Noise Analysis for Digital Lock-In Amplifiers 数字锁相放大器 FPGA 设计验证和噪声分析的可靠方法

IF 1.7 4区计算机科学

IEEE Embedded Systems Letters Pub Date : 2024-06-18 DOI: 10.1109/LES.2024.3415651

Jose Alejandro Galaviz-Aguilar;Cesar Vargas-Rosales;Francisco Falcone

{"title":"Reliable Methodology to FPGA Design Verification and Noise Analysis for Digital Lock-In Amplifiers","authors":"Jose Alejandro Galaviz-Aguilar;Cesar Vargas-Rosales;Francisco Falcone","doi":"10.1109/LES.2024.3415651","DOIUrl":"10.1109/LES.2024.3415651","url":null,"abstract":"The lock-in amplifier (LIA) instruments are designed to provide signal conditioning for precision measurement systems to extract signals from extremely noisy environments. The digital LIAs design often requires a verification process to ensure hardware performance. Thus, hardware description language (HDL) with functional verification strategies offers a powerful tool to provide an field-programmable gate array (FPGA) integrated solution. In this letter, we propose a methodology of design and verification of all-digital LIA and an additive white Gaussian noise (AWGN) module able to measure extremely lower levels of signal-to-noise ratio (SNR) of \u0000<inline-formula> <tex-math>$approx $ </tex-math></inline-formula>\u0000 \u0000<inline-formula> <tex-math>${10}^{-{15}}$ </tex-math></inline-formula>\u0000 or down to −37 dB while a wide reserve of spurious-free dynamic range (SFDR) up to 90 dB on FPGA is ensured. To this end, the designed and implemented FPGA framework for quick, accurate, and comprehensive characterization of a given digital LIA is used to leverage the capabilities of the design under controllable AWGN noise patterns stimulus.","PeriodicalId":56143,"journal":{"name":"IEEE Embedded Systems Letters","volume":"16 3","pages":"307-310"},"PeriodicalIF":1.7,"publicationDate":"2024-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"141937441","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0