发布求助
文献互助 智能选刊 最新文献

2007 18th European Conference on Circuit Theory and Design最新文献

筛选
英文 中文
Closed-Form expression of frequency pulling in unlocked-driven nonlinear oscillators 非锁定驱动非线性振荡器中频率牵引的封闭表达式
2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI: 10.1109/ECCTD.2007.4529746
P. Maffezzoni, L. Codecasa, D. D’Amore, M. Santomauro
{"title":"Closed-Form expression of frequency pulling in unlocked-driven nonlinear oscillators","authors":"P. Maffezzoni, L. Codecasa, D. D’Amore, M. Santomauro","doi":"10.1109/ECCTD.2007.4529746","DOIUrl":"https://doi.org/10.1109/ECCTD.2007.4529746","url":null,"abstract":"This paper provides an original closed-form expression of frequency-pulling phenomenon in unlocked-driven nonlinear oscillators. The formula employs the Floquet eigenvector that projects external perturbation into phase-domain and has the peculiarity to be very general being applicable to any oscillator topology.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"59 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114076442","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Floating voltage-controlled current sources for electrical impedance tomography 用于电阻抗断层扫描的浮动电压控制电流源
2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI: 10.1109/ECCTD.2007.4529573
H. Hong, M. Rahal, A. Demosthenous, R. Bayford
{"title":"Floating voltage-controlled current sources for electrical impedance tomography","authors":"H. Hong, M. Rahal, A. Demosthenous, R. Bayford","doi":"10.1109/ECCTD.2007.4529573","DOIUrl":"https://doi.org/10.1109/ECCTD.2007.4529573","url":null,"abstract":"The design of a current source for wideband electrical impedance tomography medical instrumentation is a challenging task. This paper describes two simple OTA-based floating voltage-controlled current sources (VCCSs) for this application. Both designs are suitable for VLSI implementation and overcome the drawbacks of existing opamp-based discrete VCCS designs. The floating VCCSs are designed to drive loads of 100 Omega to 2 kOmega with current amplitudes of up to 500 muA. The working frequency band is between 100 Hz to 1 MHz. Simulated results using a 0.35-mum CMOS process technology are presented to show the operation of the circuits.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"72 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123813509","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 21
Second-level testing revisited and applications to NIST SP800-22 重新进行二级测试并应用于NIST SP800-22
2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI: 10.1109/ECCTD.2007.4529674
Fabio Pareschi, R. Rovatti, G. Setti
{"title":"Second-level testing revisited and applications to NIST SP800-22","authors":"Fabio Pareschi, R. Rovatti, G. Setti","doi":"10.1109/ECCTD.2007.4529674","DOIUrl":"https://doi.org/10.1109/ECCTD.2007.4529674","url":null,"abstract":"The use of second-level testing to reduce Type II errors in RNG validation was suggested from the very beginning though rarely employed in real-world cases. Yet, as security requirements become more critical and the availability of even faster RNG more commonplace, second-level testing will be key to distinguishing RNGs based on the quality of very large chunks of their output. This paper addresses some principles governing the proper design of second-level tests (i.e. how to divide available data into chunks and how to compute second-level p-values) as well as its implications on the design of the underlying basic tests.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"56 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123899496","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Verification of Split&Shift techniques for CNN hardware reduction CNN硬件缩减中Split&Shift技术的验证
2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI: 10.1109/ECCTD.2007.4529543
Natalia A. Fernandez-Garcia, J. Albó-Canals, V. Brea, J. Riera-Babures, D. Cabello, X. Vilasís-Cardona
{"title":"Verification of Split&Shift techniques for CNN hardware reduction","authors":"Natalia A. Fernandez-Garcia, J. Albó-Canals, V. Brea, J. Riera-Babures, D. Cabello, X. Vilasís-Cardona","doi":"10.1109/ECCTD.2007.4529543","DOIUrl":"https://doi.org/10.1109/ECCTD.2007.4529543","url":null,"abstract":"The so-called split&shift (S&S) methodology has previously been introduced as an effective area saving technique for hardware implementation of cellular non-linear networks. This work provides the first experimental proof of such a methodology through a circuit implementation over an FPGA platform. Results of area, processing time and functionality of different instances of the S&S methodology are given.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"73 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129215785","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
A low-power high-radix serial-parallel multiplier 一种低功率高基数串并联乘法器
2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI: 10.1109/ECCTD.2007.4529632
D. Crookes, Richard M. Jiang
{"title":"A low-power high-radix serial-parallel multiplier","authors":"D. Crookes, Richard M. Jiang","doi":"10.1109/ECCTD.2007.4529632","DOIUrl":"https://doi.org/10.1109/ECCTD.2007.4529632","url":null,"abstract":"In this paper, we introduce a novel high-radix binary signed digit (BSD) serial-parallel multiplier suitable for low-power high-speed multiplication. The proposed N- bittimesN-bit radix-16 serial-parallel multiplier can reduce the number of accumulation cycles of partial products to as much as N/4, and eliminate most of the invertion operations which consume power in a conventional multiplier in generating the partial products. Unlike other high-radix methods, the pre-multiplication in the new algorithm employs a BSD method which requires no extra adder, and thus removes the extra delay for additions which hinders other high-radix algorithms.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"117 4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129460201","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Code compression for ARM7 embedded systems ARM7嵌入式系统的代码压缩
2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI: 10.1109/ECCTD.2007.4529689
Valeria Garofalo, E. Napoli, N. Petra, A. Strollo
{"title":"Code compression for ARM7 embedded systems","authors":"Valeria Garofalo, E. Napoli, N. Petra, A. Strollo","doi":"10.1109/ECCTD.2007.4529689","DOIUrl":"https://doi.org/10.1109/ECCTD.2007.4529689","url":null,"abstract":"A detailed analysis of different code compression algorithms is provided in this paper. The performances of the algorithms have been tested on ARM codes whose size is below 32 KB. Code compression performances have been considered including the compression overheads due to the decoding tables, to the alignment and to the tables for random access to the compressed code. We have analyzed Huffman, Tunstall, LZ77 and Class-based techniques. Optimal performances are provided by Class Based algorithms with an average compression ratio of 64%. For this algorithm we have realized a static decompression engine that provides, after an initial latency of three clock cycles, one 32b instruction for clock cycle.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"42 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125088211","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Highly-accurate propagation delay analytical model of an RC-circuit with a ramp input 坡道输入rc电路的高精度传播延迟分析模型
2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI: 10.1109/ECCTD.2007.4529684
R. Mita, G. Palumbo
{"title":"Highly-accurate propagation delay analytical model of an RC-circuit with a ramp input","authors":"R. Mita, G. Palumbo","doi":"10.1109/ECCTD.2007.4529684","DOIUrl":"https://doi.org/10.1109/ECCTD.2007.4529684","url":null,"abstract":"In this paper, a simple analytical model which allows the estimation of the propagation delay of an RC circuit with a linear input is presented. The closed-form model can be used to evaluate the propagation delay of CMOS gates or wires in modern VLSI and ULSI process. Despite its simplicity, the model error has a maximum value of 2 % and in general is lower than 1%.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123745490","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A design methodology for low-power MCML ring oscillators 低功耗MCML环形振荡器的设计方法
2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI: 10.1109/ECCTD.2007.4529686
G. Caruso, A. Macchiarella
{"title":"A design methodology for low-power MCML ring oscillators","authors":"G. Caruso, A. Macchiarella","doi":"10.1109/ECCTD.2007.4529686","DOIUrl":"https://doi.org/10.1109/ECCTD.2007.4529686","url":null,"abstract":"In this paper, a low-power design method for MCML based ring oscillators is presented. The proposed method takes into account the parasitic capacitances of the MOS transistors. To validate it, some ring oscillators with different oscillation frequencies were designed in a 0.18 mum CMOS technology. SPICE simulations demonstrate the effectiveness of the design method.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"37 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121198250","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
High performance bootstrapped CMOS low to high-swing level-converter for on-chip interconnects 用于片上互连的高性能自启动CMOS低至高摆幅电平转换器
2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI: 10.1109/ECCTD.2007.4529716
José C. García, J. Montiel-Nelson, S. Nooshabadi
{"title":"High performance bootstrapped CMOS low to high-swing level-converter for on-chip interconnects","authors":"José C. García, J. Montiel-Nelson, S. Nooshabadi","doi":"10.1109/ECCTD.2007.4529716","DOIUrl":"https://doi.org/10.1109/ECCTD.2007.4529716","url":null,"abstract":"This paper proposes a high performance and low power bootstrapped CMOS level-converter (lf-converter) for level restoration from the low-swing on the interconnect line to high-swing at the receiver side. The proposed lf-converter reduces the power-delay product by 83% to 90%, in comparison with the previously reported bootstrapped level-converter circuit (lrc-converter), when implemented on 0.13 mum CMOS 1.2V technology. The active area for lf-converter is 18.7 mum2, which is 3.9% less than the counterpart lrc-converter circuit.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"38 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126816648","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Analysis of synchronization phenomena in star-coupled Wien-bridge oscillators using distorted waves 星耦合维恩桥振荡器中畸变波同步现象分析
2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI: 10.1109/ECCTD.2007.4529725
S. Moro, T. Matsumoto
{"title":"Analysis of synchronization phenomena in star-coupled Wien-bridge oscillators using distorted waves","authors":"S. Moro, T. Matsumoto","doi":"10.1109/ECCTD.2007.4529725","DOIUrl":"https://doi.org/10.1109/ECCTD.2007.4529725","url":null,"abstract":"In this paper, we discuss the synchronization phenomena in star-coupled Wien-bridge oscillators by investigating the power consumption of the system using the distorted waves with fundamental frequency component and third harmonics component. The results suggest that the harmonics component can govern the synchronization phenomena, and why 120deg phase shift is stably excited.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127930649","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信