Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06)最新文献_第9页

Using dither to improve the performance of lossy sigma-delta modulators 利用抖动改善有耗σ - δ调制器的性能

Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06) Pub Date : 2006-01-17 DOI: 10.1109/DELTA.2006.94

J. Goette, M. Jacomet, M. Hager

引用次数: 3

Analytical study on a new induction type magnetic levitation system creating quasi-static Lorentz forces for a nonmagnetic sheet metal 产生准静态洛伦兹力的新型感应式磁悬浮系统的分析研究

Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06) Pub Date : 2006-01-17 DOI: 10.1109/DELTA.2006.14

T. Ohji, M. Sato, K. Amei, M. Sakui

引用次数: 2

Redundancy Analysis for Tin Oxide Gas Sensor Array 氧化锡气体传感器阵列冗余分析

Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06) Pub Date : 2006-01-17 DOI: 10.1109/DELTA.2006.75

M. Shi, B. Guo, A. Bermak

引用次数: 6

Design and simulation of a high performance rail-to-rail CMOS op-amp at /spl plusmn/3V supply 高性能轨对轨CMOS运放at /spl plusmn/3V电源的设计与仿真

Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06) Pub Date : 2006-01-17 DOI: 10.1109/DELTA.2006.30

M. Bhaskaran, S. Sriram, A. Stojcevski, A. Zayegh

引用次数: 3

A low cost, high quality embedded array DFT technique for high performance processors 用于高性能处理器的低成本、高质量嵌入式阵列DFT技术

Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06) Pub Date : 2006-01-17 DOI: 10.1109/DELTA.2006.5

Z. Bao, S. Kumar, David M. Wu, Vimal K. Natarajan, Mike Lin

引用次数: 0

Hardware implementation for face detection on Xilinx Virtex-II FPGA using the reversible component transformation colour space 基于可逆分量变换色彩空间的Xilinx Virtex-II FPGA人脸检测硬件实现

Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06) Pub Date : 2006-01-17 DOI: 10.1109/DELTA.2006.52

M. Ooi

引用次数: 23

Fitting ATE channels with scan chains: a comparison between a test data compression technique and serial loading of scan chains 用扫描链拟合ATE通道:一种测试数据压缩技术与扫描链串行加载的比较

Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06) Pub Date : 2006-01-17 DOI: 10.1109/DELTA.2006.49

Julien Dalmasso, M. Flottes, B. Rouzeyre

{"title":"Fitting ATE channels with scan chains: a comparison between a test data compression technique and serial loading of scan chains","authors":"Julien Dalmasso, M. Flottes, B. Rouzeyre","doi":"10.1109/DELTA.2006.49","DOIUrl":"https://doi.org/10.1109/DELTA.2006.49","url":null,"abstract":"Since systems-on-chip (SoCs) keep on being more and more complex, test data compression has become essential to reduce test costs. In particular, a common technique for reducing test time is to use multiple scan chains. Nevertheless, this possibility is limited by the number of available ATE (automatic test equipment) channels. In this context, horizontal compression allows to fit the number of available ATE channels with the number of scan chains. But to achieve compression, these methods rely on the presence of don't care bits (X's) in the test sequences. Therefore, the length of these sequences is significantly greater than ones with fully specified bits. Conversely, serialization based methods allow to use fully specified test sequences, that are significantly smaller. This paper first presents a new method for horizontal test data compression and secondly proposes an answer to the question: is there really a benefit in terms of test application time (TAT) and test data volume of using compression instead of a simple serialization of test data?.","PeriodicalId":439448,"journal":{"name":"Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-01-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125926632","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 7

Study on dynamic stability of a tracked robot climbing over an obstacle or descending stairs 履带式机器人爬越障碍物或下楼梯的动态稳定性研究

Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06) Pub Date : 2006-01-17 DOI: 10.1109/DELTA.2006.81

Haijun Mo, P. Huang, Shaowei Wu

引用次数: 7