Proceedings of International Conference on Computer Aided Design最新文献

Simulation and sensitivity analysis of transmission line circuits by the characteristics method 传输线电路的特性法仿真及灵敏度分析

Proceedings of International Conference on Computer Aided Design Pub Date : 1996-12-01 DOI: 10.1109/ICCAD.1996.569910

J. Mao, Janet Roveda, E. Kuh

引用次数: 4

An algorithm for synthesis of system-level interface circuits 一种系统级接口电路的合成算法

Proceedings of International Conference on Computer Aided Design Pub Date : 1996-12-01 DOI: 10.1109/ICCAD.1996.569835

Ki-Seok Chung, Rajesh K. Gupta, C. Liu

引用次数: 19

An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping 基于lut的FPGA技术映射的迭代面积/性能权衡算法

Proceedings of International Conference on Computer Aided Design Pub Date : 1996-12-01 DOI: 10.1109/ICCAD.1996.568903

Juinn-Dar Huang, Jing-Yang Jou, W. Shen

引用次数: 14

Optimal non-uniform wire-sizing under the Elmore delay model Elmore延迟模型下的最优非均匀导线尺寸

Proceedings of International Conference on Computer Aided Design Pub Date : 1996-12-01 DOI: 10.1109/ICCAD.1996.568937

C. C. Chen, H. Zhou, Martin D. F. Wong

引用次数: 33

Integrated fault diagnosis targeting reduced simulation 针对减少仿真的集成故障诊断

Proceedings of International Conference on Computer Aided Design Pub Date : 1996-11-10 DOI: 10.1109/ICCAD.1996.571361

V. Boppana, W. Fuchs

引用次数: 4

Sequential redundancy identification using recursive learning 使用递归学习的序列冗余识别

Proceedings of International Conference on Computer Aided Design Pub Date : 1996-11-10 DOI: 10.1109/ICCAD.1996.568940

Wanlin Cao, D. Pradhan

引用次数: 13

Register-transfer level estimation techniques for switching activity and power consumption 开关活动和功耗的寄存器传输电平估计技术

Proceedings of International Conference on Computer Aided Design Pub Date : 1996-11-10 DOI: 10.1109/ICCAD.1996.569539

A. Raghunathan, S. Dey, N. Jha

{"title":"Register-transfer level estimation techniques for switching activity and power consumption","authors":"A. Raghunathan, S. Dey, N. Jha","doi":"10.1109/ICCAD.1996.569539","DOIUrl":"https://doi.org/10.1109/ICCAD.1996.569539","url":null,"abstract":"We present techniques for estimating switching activity and power consumption in register-transfer level (RTL) circuits. Previous work on this topic has ignored the presence of glitching activity at various data path and control signals, which can lead to significant underestimation of switching activity. For data path blocks that operate on word-level data, we construct piecewise linear models that capture the variation of output glitching activity and power consumption with various word-level parameters like mean, standard deviation, spatial and temporal correlations, and glitching activity at the block's inputs. For RTL blocks that operate on data that need not have an associated word-level value, we present accurate bit-level modeling techniques for glitching activity as well as power consumption. This allows us to perform accurate power estimation for control-flow intensive circuits, where most of the power consumed is dissipated in non-arithmetic components like multiplexers, registers, vector logic operators, etc. Since the final implementation of the controller is not available during high-level design iterations, we develop techniques that estimate glitching activity at control signals using control expressions and partial delay information. Experiments on example RTL designs resulted in power estimates that were within 7% of those produced by an inhouse power analysis tool on the final gate-level implementation.","PeriodicalId":408850,"journal":{"name":"Proceedings of International Conference on Computer Aided Design","volume":"71 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-11-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129649409","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 118

Interconnect yield model for manufacturability prediction in synthesis of standard cell based designs 基于标准单元综合设计的可制造性预测互连良率模型

Proceedings of International Conference on Computer Aided Design Pub Date : 1996-11-10 DOI: 10.1109/ICCAD.1996.569823

H. Heineken, Wojciech Maly

引用次数: 22

Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs 混合信号集成电路设计中衬底表征的半分析技术

Proceedings of International Conference on Computer Aided Design Pub Date : 1996-11-10 DOI: 10.1109/ICCAD.1996.569838

E. Charbon, R. Gharpurey, A. Sangiovanni-Vincentelli, R. Meyer

引用次数: 16

Buffered Steiner tree construction with wire sizing for interconnect layout optimization 缓冲斯坦纳树结构与线尺寸互连布局优化

Proceedings of International Conference on Computer Aided Design Pub Date : 1996-11-10 DOI: 10.1109/ICCAD.1996.568938

Takumi Okamoto, J. Cong

引用次数: 140