Proceedings of International Conference on Computer Aided Design最新文献

筛选
英文 中文
Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling 使用行为建模的混合信号电路的分层统计表征
Proceedings of International Conference on Computer Aided Design Pub Date : 1900-01-01 DOI: 10.5555/244522.244835
E. Felt, S. Zanella, C. Guardiani, A. Sangiovanni-Vincentelli
{"title":"Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling","authors":"E. Felt, S. Zanella, C. Guardiani, A. Sangiovanni-Vincentelli","doi":"10.5555/244522.244835","DOIUrl":"https://doi.org/10.5555/244522.244835","url":null,"abstract":"A methodology for hierarchical statistical circuit characterization which does not rely upon circuit-level Monte Carlo simulation is presented. The methodology uses principal component analysis, response surface methodology, and statistics to directly calculate the statistical distributions of higher-level parameters from the distributions of lower-level parameters. We have used the methodology to characterize a folded cascode operational amplifier and a phase-locked loop. This methodology permits the statistical characterization of large analog and mixed-signal systems, many of which are extremely time-consuming or impossible to characterize using existing methods.","PeriodicalId":408850,"journal":{"name":"Proceedings of International Conference on Computer Aided Design","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116084968","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 69
Hierarchical partitioning 分层分区
Proceedings of International Conference on Computer Aided Design Pub Date : 1900-01-01 DOI: 10.5555/244522.244861
D. Behrens, K. Harbich, E. Barke
{"title":"Hierarchical partitioning","authors":"D. Behrens, K. Harbich, E. Barke","doi":"10.5555/244522.244861","DOIUrl":"https://doi.org/10.5555/244522.244861","url":null,"abstract":"Partitioning of digital circuits has become a key problem area during the last five years. Benefits from new technologies like Multi-Chip-Modules or logic emulation strongly depend on partitioning results. Most published approaches are based on abstract graph models constructed from flat netlists, which consider only connectivity information. The approach presented in this paper uses information on design hierarchy in order to improve partitioning results and reduce problem complexity. Designs up to 150 k gates have been successfully partitioned by descending and ascending the hierarchy. Compared to. Standard k-way iterative improvement partitioning approach results are improved by up to 65% and runtimes are decreased by up to 99%.","PeriodicalId":408850,"journal":{"name":"Proceedings of International Conference on Computer Aided Design","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122891497","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1129
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信